Patent US3593296A successfully refreshed from Google Patents.
US3593296A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic multiselector
Assignee: International Standard Electric Corp
•
Filing: 1969-04-28
•
Granted: 1971-07-13
•
Expires: 1989-04-28
Abstract
Abstract An electronic multiselector employs metal-oxide-silicon FET transistors in logic circuits comprising NOR gates and inverters. Horizontal selection signals are delivered by a shift register which provides line scanning in a selection stage.
Inventors
- 👤 Pierre Girard
- 👤 Marc Jean Pierre Leger
- 👤 Claude Paul Henri Lerouge
- 👤 Jacques Henri De Jean
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:20
CPC Classifications
H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/52; H04Q3/521; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
113 words
An electronic switching circuit comprising a matrix formed by a first plurality of conductors and a second plurality of conductors intersecting at a plurality of cross-points, each cross-point including an MOS transistor having grid and source and drain electrodes, means coupling said source and drain electrodes to conductors which are to be interconnected, each cross-point comprising a control circuit including a flip-flop having 1 and 0 outputs and incorporating MOS transistors, means coupling the 1 output of each said flip-flop to the grid electrode of an MOS transistor causing it to conduct when the flip-flop is in the 1 state and causing it to block when the flip-flop is in the 0 state.
Claim 2
Dependent Claim
113 words
An electronic switching circuit comprising a matrix formed by a first plurality of conductors and a second plurality of conductors intersecting at a plurality of cross-points, each cross-point including an MOS transistor having grid and source and drain electrodes, means coupling said source and drain electrodes to conductors which are to be interconnected, each cross-point comprising a control circuit including a flip-flop having 1 and 0 outputs and incorporating MOS transistors, means coupling the 1 output of each said flip-flop to the grid electrode of an MOS transistor causing it to conduct when the flip-flop is in the 1 state and causing it to block when the flip-flop is in the 0 state.
Claim 3
Dependent Claim
69 words
An electronic switching circuit as claimed in claim 1, in which there are means individual to each of said first plurality of conductors for resetting the flip-flop by applying a connection signal to its input and an electronic gate is coupled to each of the conductors of said first plurality for setting the flip-flop by applying a setting signal when the gate receives signals indicating resetting is in order.
Claim 4
Dependent Claim
101 words
An electronic switching circuit as claimed in claim 1 in which the first and second pluralities of conductors in the matrix comprise respectively m verticals and n horizontals with which the respective selection conductors are associated, means coupled to each conductor of said first plurality for accepting a signal over a selected horizontal to establish conditions for closure of the corresponding cross-point, said matrix including m delay conductors coupled to the verticals and n busy state conductors coupled to the horizontals and means supplying signals over respective delay conductors and busy state conductors to hold the flip-flop in an unchanged status.
Claim 5
Dependent Claim
39 words
An electronic switching circuit as claimed in claim 1, in which there is a shift register commonly coupled to the conductors of said second plurality whereby outputs of said shift register are employed to control selections in the matrix.
References Cited (Backward Citations)
US3118973A
Cited
US3177291A
Cited
US3185772A
Cited
US3249699A
Cited
US3435138A
Cited
US3465293A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-07-12 | 1975-01-11 | 1975-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-07-12 | 1979-01-11 | 1979-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-07-12 | 1983-01-11 | 1983-07-13 | $7700.00 | Window Closed / Lapsed |