Patent US3593097A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3593097A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital proportional servosystem

Assignee: Colt Industries Operating Corp
•
Filing: 1969-06-24
•
Granted: 1971-07-13
•
Expires: 1989-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A proportional, open loop motor control which synthesizes a pulse count proportional to the width of pulse width modulated command signals, the thus synthesized pulse count being compared to the accumulation of previously synthesized counts sent to a step motor or other type of incremental actuator to determine existence and direction of a position error, an indication of error being employed to gate proportional pulses from a low frequency oscillator to said motor to be controlled.

Inventors

  • 👤 Edward F Gebelein Jr

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 08:44
CPC Classifications
G; G05; G05B; G05B1/00; G05B1/01; G05B1/03; G05D; G05D3/00; G05D3/12; G05D3/20

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 178 words
An open loop servocontrol system comprising: means for storing a binary signal commensurate with the actual position of a member to be controlled; first means responsive to a pulse width modulated input signal for synthesizing pulse counts commensurate with position information contained in said input signal; comparator means responsive to said binary signal and said synthesized pulse count for providing output signals indicative of the results of comparisons of said signal and count; second means responsive to said input signal for clearing said comparator means in the periods between delivery of successive synthesized pulse counts to said comparator means; means responsive to said comparator means output signals for providing gating signals indicative of the existence and direction of a position error; means for generating control signals for application to the member to be controlled; first gating means responsive to said gating signals and said control signals for passing said control signals to the member to be controlled; and means applying control signals passed by said gating means to said storing means whereby said actual position signal is updated.
Claim 2
Dependent Claim 178 words
An open loop servocontrol system comprising: means for storing a binary signal commensurate with the actual position of a member to be controlled; first means responsive to a pulse width modulated input signal for synthesizing pulse counts commensurate with position information contained in said input signal; comparator means responsive to said binary signal and said synthesized pulse count for providing output signals indicative of the results of comparisons of said signal and count; second means responsive to said input signal for clearing said comparator means in the periods between delivery of successive synthesized pulse counts to said comparator means; means responsive to said comparator means output signals for providing gating signals indicative of the existence and direction of a position error; means for generating control signals for application to the member to be controlled; first gating means responsive to said gating signals and said control signals for passing said control signals to the member to be controlled; and means applying control signals passed by said gating means to said storing means whereby said actual position signal is updated.
Claim 3
Dependent Claim 22 words
The apparatus of claim 1 wherein said storing means comprises: a pulse counter responsive to control pulses passed by said gating means.
Claim 4
Dependent Claim 48 words
The apparatus of claim 2 wherein said comparator means comprises: an error counter coupled to said pulse counter and having the output of said pulse count synthesizing means applied as an input thereto; and means for providing and outpuT signal commensurate with the state of said error counter.
Claim 5
Dependent Claim 49 words
The apparatus of claim 3 wherein said means for clearing said comparator further comprises: means responsive to said input signals for recording in said error counter the complement of the accumulated count stored in said pulse counter, said error counter thereafter summing said complement and the synthesized pulse count.
Claim 6
Dependent Claim 45 words
The apparatus of claim 4 wherein said means for providing an output signal commensurate with the state of said error counter comprises: means providing an output pulse when said error counter has counted to its capacity, said output pulse terminating when said error counter overflows.
Claim 7
Dependent Claim 39 words
The apparatus of claim 1 wherein said comparator means comprises: means for providing an output signal only when the comparison of said actual and desired position signals is indicative of no need to reposition the member to be controlled.
Claim 8
Dependent Claim 93 words
The apparatus of claim 6 wherein said means for providing gating signals comprises: first bistable circuit means responsive to the output of said comparator means for providing a first gating signal indicative of the absence of an output signal from said comparator means, said first gating signal being commensurate with a need to reposition the member to be controlled; and second bistable circuit means responsive to the output of said comparator means for providing a second gating signal commensurate with a need to reposition the member to be controlled in a first direction.
Claim 9
Dependent Claim 17 words
The apparatus of claim 7 wherein said first gating means is responsive to said first gating signal.
Claim 10
Dependent Claim 14 words
The apparatus of claim 7 wherein said storing means comprises: an up-down pulse counter.
Claim 11
Dependent Claim 113 words
The apparatus of claim 9 wherein said means applying said control signals to said up-down counter comprises; means applying control pulses passed by said first gating means to the input of said up-down counter; second gating means responsive to said first and second gating signals for generating a counter control signal commensurate with a need to reposition in said first direction; means applying said counter control signal to a first control input of said up-down counter; and means connecting the output of said second bistable circuit to a second control input of said up-down counter, the absence of said second gating signal being indicative of a need to reposition in a second direction.
Claim 12
Dependent Claim 24 words
The apparatus of claim 1 further comprising: means responsive to said gating signals for generating direction control signals for the member to be controlled.
Claim 13
Dependent Claim 13 words
The apparatus of claim 11 wherein said storing means comprises: an up-down counter.
Claim 14
Dependent Claim 115 words
The apparatus of claim 12 wherein said comparator means comprises: an error counter coupled to said up-down counter and having the output of said pulse count synthesizing means applied as an input thereto; means responsive to input signals commensurate with the monitored condition for generating a synchronization signal; means applying said synchronization signal to an input of said error counter whereby the complement of the count stored in said up-down counter is recorded in said error counter; and second gate means connected to said error counter and providing an output pulse only when said error counter has counted to its capacity, said output pulse being indicative of proper positioning of the member to be controlled.
Claim 15
Dependent Claim 102 words
The apparatus of claim 13 wherein said gating signal providing means comprises: first bistable circuit means connected to said second gate means and responsive to output signals provided thereby, said first bistable circuit providing a first gating signal commensurate with a need to reposition the member to be controlled when said second gate means output pulse is not present; second bistable circuit means connected to second gate means and responsive to output signals provided thereby, said second bistable circuit providing second and third gating signals respectively commensurate with a need to reposition the member to be controlled in first and second directions.
Claim 16
Dependent Claim 20 words
The apparatus of claim 14 wherein said means for generating direction control signals is responsive to said third gating signals.
Claim 17
Dependent Claim 17 words
The apparatus of claim 15 wherein said first gating means is responsive to said first gating signal.
Claim 18
Dependent Claim 113 words
The apparatus of claim 16 wherein said means applying said control signals to said up-down counter comprises: means applying control pulses passed by said first gating means to the input of said up-down counter; third gating means responsive to said first and second gating signals for generating a counter control signal commensurate with a need to reposition in said first direction; means applying said counter control signal to a first control input of said up-down counter; and means connecting the output of said second bistable circuit to a second control input of said up-down counter, the absence of said second gating signal being indicative of a need to reposition in a second direction.

References Cited (Backward Citations)

US3414785A Cited
US3465217A Cited
US3466517A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-07-12 1975-01-11 1975-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-07-12 1979-01-11 1979-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-07-12 1983-01-11 1983-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag