Abstract A binary number represented by time spaced electrical pulses and intervals is multiplied by a binary multiplier represented by electrical conditions at plural spaced-apart terminals. The multiplicand is multiplied sequentially by the successive digits of the multiplier to produce partial products. The partial products are applied to binary adders and cumulatively added to produce a final product. The multiplications are done by selectively inhibiting and partially enabling gates at the inputs to the adders in accordance with the digits of the multiplier. The multiplicand signals are applied through a shift register to the gates in sequence. The adders are arranged for serial addition and in cascade.
A multiplier circuit for multiplying binary numbers represented by series of time spaced electrical pulses and intervals by a binary multiplier representable by simultaneous electrical conditions at plural spaced-apart terminals comprising: a. a shift register having stages equal in number to at least one less than the number of digits to be provided for in the multiplier, b. binary adders equal in number to at least one less than the digits to be provided for in the multiplier, said adders being arranged for serial multiplication and being connected in cascade, c. gate means connecting the input and the outputs of said register to respective inputs of said adders, the input and the first output being connected to respective inputs of the first of said adders, the remaining outputs being connected respectively to inputs of the remaining respective ones of said adders, d. means for applying signals representing the multiplier respectively to said gate means for selectively inhibiting and partially enabling them in accordance with the respective digits of the multiplier, and e. means for applying the multiplicand to the input of said register.
Claim 2
Dependent Claim
183 words
A multiplier circuit for multiplying binary numbers represented by series of time spaced electrical pulses and intervals by a binary multiplier representable by simultaneous electrical conditions at plural spaced-apart terminals comprising: a. a shift register having stages equal in number to at least one less than the number of digits to be provided for in the multiplier, b. binary adders equal in number to at least one less than the digits to be provided for in the multiplier, said adders being arranged for serial multiplication and being connected in cascade, c. gate means connecting the input and the outputs of said register to respective inputs of said adders, the input and the first output being connected to respective inputs of the first of said adders, the remaining outputs being connected respectively to inputs of the remaining respective ones of said adders, d. means for applying signals representing the multiplier respectively to said gate means for selectively inhibiting and partially enabling them in accordance with the respective digits of the multiplier, and e. means for applying the multiplicand to the input of said register.