← Back to Patent Explorer
US3581124A Expired / Lapsed US ⏱️ 0.0 years remaining

Solid-state touch-responsive switch circuit

Assignee: RICHARD A FLORES
•
Filing: 1969-01-17
•
Granted: 1971-05-25
•
Expires: 1989-01-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A solid-state touch-responsive switch circuit using principally NPN transistors. The base of the first transistor is connected direct to a grounding key adapted preferably to be touched by a finger. The emitter of the transistor is connected to ground through a clock-pulse generator. The collector of this transistor is connected to a power supply through a suitable resistor and to the base of a second transistor through a rectifying diode. This second transistor together with transistors three and four comprise a clamping and amplifying circuit for the output. A feedback line from the outputs of the amplifying transistors back to the base of the first transistor through a diode clamps the output ''''on'''' only after the finger has switched the base of the first transistor to ''''on'''' and holds it on when the finger has been removed from the key.

Inventors

  • 👤 Richard A Flores
  • 👤 Michael Sherman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 11:41
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/18; H03K17/94; H03K17/96; H03K17/962; H03K3/00; H03K3/02; H03K3/26

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 53 words
A touch-responsive circuit for the control of a logic output according to claim 1, in which a feedback circuit extends from said output control to the base of said first mentioned transistor, whereby once the output signal is fed back to the base of said transistor thereby holding said base at ground potential.
Claim 2
Dependent Claim 38 words
A touch-responsive switch for the control of a logic output according to claim 2, in which there is a reset key connected to the base of said first mentioned transistor, and also to said transistorized output control circuit.
Claim 3
Dependent Claim 56 words
A touch-responsive switch circuit for the control of a logic output according to claim 1, in which the clock pulses are normally grounded by said first transistor when said transistor is conducting and said transistor is turned off, and said transistor is nonconducting to ground when the base is grounded by touching said ground reference key.
Claim 4
Dependent Claim 135 words
A touch-responsive switch circuit for the control of a logic output according to claim 4, in which the output circuit is a pulse-amplifying circuit comprising the combination of a first, second and third NPN transistor; A. the base of said first transistor being coupled to the collector of said first mentioned transistor and normally being maintained in a nonconducting state; B. the second of said pulse-amplifying transistor having its base coupled to the emitter of said first pulse amplifying transistor and normally being nonconductive; C. the third of said pulse-amplifying transistors having its base coupled to the collector of said first pulse-amplifying transistor and normally being conductive; and D. the emitter of said third transistor being coupled to the collector of said second transistor and also connected direct to the logic output of said switch.
Claim 5
Dependent Claim 56 words
A touch-responsive switch circuit for the control of a logic output according to claim 5, in which there is provided a feedback circuit from the output to the base of said first-mentioned transistor adapted to hold the output of said switch in a positive conducting position after the finger grounding the reference key has been removed.
Claim 6
Dependent Claim 328 words
A touch-responsive switch circuit for the control of a logic output comprising the combination of: A. a power terminal adapted to be connected to a power supply; B. a normally conducting NPN transistor (having a collector, base and emitter), the collector of said transistor being connected to said power terminal through a resistor and the base of said transistor being also coupled to the power terminal through a second resistor; C. a clock-pulse generator connected between the emitter of said transistor and a ground; D. a second NPN transistor being normally nonconductive; E. the base of said second transistor being coupled to the collector of said first NPN transistor and also coupled to said power terminal through a back-biased diode, the emitter of said transistor being coupled direct to ground and the collector to said power terminal; F. a third transistor, said transistor being a PNP transistor having its base coupled to said power terminal and to the collector of said second transistor, the emitter of said transistor being coupled direct to said power terminal and the collector of said transistor being coupled direct to a 1 logic output and also to the base of said second transistor through a resistor; G. the collector of said second transistor being coupled to an 0 logic output and also to the base of said third transistor; H. a ground reference key adapted to be touched by a finger, said key being connected direct to the base of said first transistor, said first transistor being normally conducting from said power source to said ground and being switched to a nonconductive state upon the grounding of the base by touching said key, whereby said second transistor is switched from a nonconductive to a conductive state; and I. a capacitor coupled across the base of said second transistor and the collector of said third transistor adapted to keep said second transistor conducting after the finger has been removed from said ground reference key.
Claim 7
Dependent Claim 33 words
A touch-responsive switch for the control of a logic output circuit according to claim 7, in which there is a reset key connected to said capacitor and the base of said second transistor.

References Cited (Backward Citations)

US2659533A Cited
US3075085A Cited
US3237024A Cited
US3247399A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-05-24 1974-11-23 1975-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-05-24 1978-11-23 1979-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-05-24 1982-11-23 1983-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag