Field effect transistors for integrated circuits and methods of manufacture
Abstract
Abstract P-channel field-effect transistors are described which include a silicon substrate with an N-type epitaxial layer on one face thereof and an N-type subepitaxial diffused region which extends in one direction into a P-type region in the face of the substrate and in the opposite direction into the epitaxial layer to form a junction with a P-type diffused channel region extending partially into the epitaxial layer. These P-channel transistors may constitute a portion of an integrated circuit including a complementary N-channel field effect transistor and/or vertical and surface bipolar NPN and PNP transistors and resistors. Processes are disclosed for forming such transistors wherein a P-type diffusion in an epitaxial layer and an N-type diffused subepitaxial region are further diffused to form a junction therebetween.
Inventors
- 👤 John William Kronlage
Bibliographic Details
Claims Analysis
Total Claims: 10References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-04-26 | 1974-10-26 | 1975-04-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-04-26 | 1978-10-26 | 1979-04-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-04-26 | 1982-10-26 | 1983-04-27 | $7700.00 | Window Closed / Lapsed |