Patent US3573553A successfully refreshed from Google Patents.
US3573553A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power supply protector with reset means
Assignee: General Electric Co
•
Filing: 1968-06-10
•
Granted: 1971-04-06
•
Expires: 1988-06-10
Abstract
Abstract An electronic control protector system electrically positioned between a DC source and the regulator controls of a DC voltage regulator to reduce conduction of the regulator transistor when the current drawn to the load becomes excessive. The electronic control includes a bypass transistor maintained nonconducting in normal operation. Excess current flow, as indicated by a voltage drop across the load, causes the bypass transistor to conduct and reduce conduction of the regulator transistor. Reset means are provided to provide a short pulse to cut off the bypass transistor allowing normal operation of the regulator. If excess current is still flowing, the bypass transistor will again be rendered conducting to reduce conduction of the regulator transistor.
Inventors
- 👤 Gerhard O Mietz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 14:37
CPC Classifications
H; H02; H02H; H02H3/00; H02H3/08; H02H3/087
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
145 words
A protector circuit and reset mechanism for use in a DC regulator for preventing damage to the regulator transistor wherein a resistance free electrical path is provided from the regulator transistor to a load, said protector circuit comprising, in combination: a. a bypass transistor connected in circuit with the regulator transistor to reduce conduction of the regulator transistor; b. a voltage divider including a Zener diode, a junction in said voltage divider connected to the base of said bypass transistor, said voltage divider providing a back bias to the base of said bypass transistor to render said bypass transistor nonconducting, one end of said voltage divider connected to the emitter of said bypass transistor; and c. means whereby overcurrent in said circuit decreases the base emitter voltage of said bypass transistor to render said bypass transistor conducting and thereby reducing conduction of the regulator transistor.
Claim 2
Dependent Claim
145 words
A protector circuit and reset mechanism for use in a DC regulator for preventing damage to the regulator transistor wherein a resistance free electrical path is provided from the regulator transistor to a load, said protector circuit comprising, in combination: a. a bypass transistor connected in circuit with the regulator transistor to reduce conduction of the regulator transistor; b. a voltage divider including a Zener diode, a junction in said voltage divider connected to the base of said bypass transistor, said voltage divider providing a back bias to the base of said bypass transistor to render said bypass transistor nonconducting, one end of said voltage divider connected to the emitter of said bypass transistor; and c. means whereby overcurrent in said circuit decreases the base emitter voltage of said bypass transistor to render said bypass transistor conducting and thereby reducing conduction of the regulator transistor.
Claim 3
Dependent Claim
46 words
A power supply protector as set forth in claim 1 in which a reset mechanism is provided, said reset mechanism including means for providing a pulse to the base of said bypass transistor for turning said bypass transistor off after said bypass transistor has become conducting.
Claim 4
Dependent Claim
44 words
A power supply and protector circuit and reset means as set forth in claim 2 in which said reset means includes a charged capacitor and a switch for discharging said capacitor to provide said pulse of short duration for turning off said bypass transistor.
Claim 5
Dependent Claim
34 words
A power supply protector circuit and reset means as set forth in claim 2 in which said means for providing said pulse is a pulse oscillator connected to the base of said bypass transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-04-05 | 1974-10-05 | 1975-04-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-04-05 | 1978-10-05 | 1979-04-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-04-05 | 1982-10-05 | 1983-04-06 | $7700.00 | Window Closed / Lapsed |