Patent US3568068A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3568068A Expired / Lapsed US ⏱️ 0.0 years remaining

Squelch circuit for frequency modulation receiver

Assignee: Motorola Solutions Inc
•
Filing: 1967-10-13
•
Granted: 1971-03-02
•
Expires: 1987-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Squelch circuit for frequency modulated receiver having a wide band discriminator which reproduces the modulating signal and noise extending at frequencies substantially higher than the modulating signal, with the noise increasing in amplitude in the absence of the modulating signal. The full frequency range of the discriminator output is applied through a limiter and a level control potentiometer to a frequency selective circuit which selects noise extending above the modulating frequency. The selected noise is detected and amplified in a full wave semiconductor circuit and applied to bias off the first audio stage of the receiver when the noise exceeds a predetermined voltage.

Inventors

  • 👤 Daniel D Russell Jr

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:31
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/344

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 304 words
In a frequency modulation receiver including means for receiving a modulated wave for converting the same to an intermediate frequency wave, and including low frequency amplifying means for the derived modulating signal, the combination including, discriminator means for deriving from the intermediate frequency wave the modulating signal and noise signals extending in a frequency range substantially greater than the modulating signal, which noise signals increase substantially in amplitude in the absence of the Modulating signal, limiter means, circuit means coupling said discriminator means to said limiter means for applying substantially the complete amplitude and range of frequencies of the modulating and noise signals produced by said discriminator means to said limiter means, said circuit means including means decoupling said limiter means from said discriminator means so that said discriminator means is not loaded thereby, frequency selective means coupled to said limiter means for selecting from the output thereof noise signals extending in a frequency range above the modulating signal, said limiter means producing a limited output in response to all modulating signals coupled thereto from said discriminator to thereby reduce the amplitude of noise signals in the presence of modulating signals at the output of said discriminator means, noise detector means for detecting and amplifying the noise signals selected by said frequency selecting means, said noise detector means including circuit means for developing a signal which represents the addition of the rectified signals produced by the negative and positive half-cycles of said selected noise signals, and second circuit means coupling said detector means to the low frequency amplifying means of the receiver for squelching the low frequency amplifying means in response to detected noise signals which reach a predetermined amplitude, said second circuit means isolating said noise detector means from said low frequency amplifying means when said low frequency amplifying means is not squelched.
Claim 2
Dependent Claim 304 words
In a frequency modulation receiver including means for receiving a modulated wave for converting the same to an intermediate frequency wave, and including low frequency amplifying means for the derived modulating signal, the combination including, discriminator means for deriving from the intermediate frequency wave the modulating signal and noise signals extending in a frequency range substantially greater than the modulating signal, which noise signals increase substantially in amplitude in the absence of the Modulating signal, limiter means, circuit means coupling said discriminator means to said limiter means for applying substantially the complete amplitude and range of frequencies of the modulating and noise signals produced by said discriminator means to said limiter means, said circuit means including means decoupling said limiter means from said discriminator means so that said discriminator means is not loaded thereby, frequency selective means coupled to said limiter means for selecting from the output thereof noise signals extending in a frequency range above the modulating signal, said limiter means producing a limited output in response to all modulating signals coupled thereto from said discriminator to thereby reduce the amplitude of noise signals in the presence of modulating signals at the output of said discriminator means, noise detector means for detecting and amplifying the noise signals selected by said frequency selecting means, said noise detector means including circuit means for developing a signal which represents the addition of the rectified signals produced by the negative and positive half-cycles of said selected noise signals, and second circuit means coupling said detector means to the low frequency amplifying means of the receiver for squelching the low frequency amplifying means in response to detected noise signals which reach a predetermined amplitude, said second circuit means isolating said noise detector means from said low frequency amplifying means when said low frequency amplifying means is not squelched.
Claim 3
Dependent Claim 30 words
The combination of claim 1 further including filter means coupling said discriminator means to the low frequency amplifying means for substantially attenuating signals having frequencies greater than the modulating signal.
Claim 4
Dependent Claim 108 words
The combination of claim 1 wherein said noise detector means includes a transistor having base, emitter and collector electrodes, a diode connected between said base and emitter electrodes and providing conduction in the direction opposite to the conduction between said base and emitter electrodes, and capacitor means coupling said frequency selecting means to said base electrode, said transistor, said diode and said capacitor means forming said circuit means for developing a signal which represents the addition of rectified signals produced by the negative and positive half-waves of said selected noise signals, and means applying biasing potential to said transistor for causing the same to amplify the rectified signals.
Claim 5
Dependent Claim 31 words
The combination of claim 1 including a potentiometer connected between said limiter means and said frequency selective means for controlling the amplitude of the signal applied to said frequency selective means.
Claim 6
Dependent Claim 70 words
The combination of claim 1 wherein said second circuit means coupling said noise detector means to the low frequency amplifying means includes diode means for applying a squelch voltage to said amplifying means, circuit means coupled to said diode means to back-bias said diode means, said diode means being back-biased when the detected noise signals fall below said predetermined amplitude to thereby isolate the amplifying means from said detector means.

References Cited (Backward Citations)

US2602885A Cited
US2997580A Cited
US3027455A Cited
US3056086A Cited
US3004156A Cited
US3196354A Cited
US3188571A Cited
US3300723A Cited
US3336533A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-03-01 1974-08-31 1975-03-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-03-01 1978-08-31 1979-03-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-03-01 1982-08-31 1983-03-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag