Patent US3495233A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3495233A Expired / Lapsed US ⏱️ 0.0 years remaining

Last stage of a stage by stage encoder

Assignee: AT&T Inc
•
Filing: 1966-12-28
•
Granted: 1970-02-10
•
Expires: 1986-12-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Veikko R Saari

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 06:22
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/34; H03M1/38; H03M1/44; H03M1/445

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 236 words
A FINAL STAGE FOR A BALANCED STAGE BY STAGE ENCODER SAID ENCODER HAVING A NEXT TO LAST STAGE WITH AT LEAST ONE ANALOG OUTPUT TERMINAL COMPRISING, IN COMBINATION, AN ANALOG INPUT TERMINAL CONNECTED TO THE ANALOG OUTPUT TERMINAL OF SAID NEXT TO LAST STAGE, AT LEAST TWO ANALOG OUTPUT TERMINALS AND A DIGIT OUTPUT TERMINAL, AN AMPLIFIER HAVING AN INPUT AND AN OUTPUT CONNECTED BETWEEN SAID ANALOG INPUT TERMINAL AND SAID DIGIT OUTPUT TERMINAL, AT LEAST TWO CIRCUIT PATHS EACH INCLUDING THE SERIES CONNECTION OF A RESISTANCE AND A UNIDIRECTIONAL CONDUCTING DEVICE CONNECTED BETWEEN SAID ANALOG INPUT TERMINAL AND SAID DIGIT OUTPUT TERMINAL, CIRCUIT MEANS CONNECTING THE JUNCTION OF EACH SAID RESISTANCE AND SAID UNIDIRECTIONAL CONDUCTING DEVICE TO A RESPECTIVE ONE OF SAID ANALOG OUTPUT TERMINALS, AT LEAST ONE DIFFERENTIAL AMPLIFIER HAVING A PAIR OF INPUT TERMINALS WITH EACH TERMINAL CONNECTED TO A RESPECTIVE ONE OF SAID ANALOG OUTPUT TERMINALS AND AN OUTPUT TERMINAL, AND A BISTABLE CIRCUIT CONNECTED TO THE OUTPUT OF SAID DIFFERENTIAL AMPLIFIER TO GENERATE A SIGNAL OF ONE POLARITY WHEN THE SIGNAL AT A FIRST OF SAID ANALOG OUTPUT TERMINALS IS OF A FIRST POLARITY WITH RESPECT TO THE SIGNAL AT A SECOND OF SAID ANALOG OUTPUT TERMINALS AND TO GENERATE A SIGNAL OF A SECOND POLARITY WHEN THE POLARITY OF THE SIGNAL AT THE FIRST ANALOG OUTPUT TERMINAL IS NEGATIVE WITH RESPECT TO THE SIGNAL AT THE SECOND ANALOG OUTPUT TERMINAL.
Claim 2
Dependent Claim 236 words
A FINAL STAGE FOR A BALANCED STAGE BY STAGE ENCODER SAID ENCODER HAVING A NEXT TO LAST STAGE WITH AT LEAST ONE ANALOG OUTPUT TERMINAL COMPRISING, IN COMBINATION, AN ANALOG INPUT TERMINAL CONNECTED TO THE ANALOG OUTPUT TERMINAL OF SAID NEXT TO LAST STAGE, AT LEAST TWO ANALOG OUTPUT TERMINALS AND A DIGIT OUTPUT TERMINAL, AN AMPLIFIER HAVING AN INPUT AND AN OUTPUT CONNECTED BETWEEN SAID ANALOG INPUT TERMINAL AND SAID DIGIT OUTPUT TERMINAL, AT LEAST TWO CIRCUIT PATHS EACH INCLUDING THE SERIES CONNECTION OF A RESISTANCE AND A UNIDIRECTIONAL CONDUCTING DEVICE CONNECTED BETWEEN SAID ANALOG INPUT TERMINAL AND SAID DIGIT OUTPUT TERMINAL, CIRCUIT MEANS CONNECTING THE JUNCTION OF EACH SAID RESISTANCE AND SAID UNIDIRECTIONAL CONDUCTING DEVICE TO A RESPECTIVE ONE OF SAID ANALOG OUTPUT TERMINALS, AT LEAST ONE DIFFERENTIAL AMPLIFIER HAVING A PAIR OF INPUT TERMINALS WITH EACH TERMINAL CONNECTED TO A RESPECTIVE ONE OF SAID ANALOG OUTPUT TERMINALS AND AN OUTPUT TERMINAL, AND A BISTABLE CIRCUIT CONNECTED TO THE OUTPUT OF SAID DIFFERENTIAL AMPLIFIER TO GENERATE A SIGNAL OF ONE POLARITY WHEN THE SIGNAL AT A FIRST OF SAID ANALOG OUTPUT TERMINALS IS OF A FIRST POLARITY WITH RESPECT TO THE SIGNAL AT A SECOND OF SAID ANALOG OUTPUT TERMINALS AND TO GENERATE A SIGNAL OF A SECOND POLARITY WHEN THE POLARITY OF THE SIGNAL AT THE FIRST ANALOG OUTPUT TERMINAL IS NEGATIVE WITH RESPECT TO THE SIGNAL AT THE SECOND ANALOG OUTPUT TERMINAL.

References Cited (Backward Citations)

US3329950A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1973-02-09 1973-08-11 1974-02-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1977-02-09 1977-08-11 1978-02-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1981-02-09 1981-08-11 1982-02-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag