Patent US3418591A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3418591A Expired / Lapsed US ⏱️ 0.0 years remaining

Low noise amplifier with minimum cross modulation distortion

Assignee: Raytheon Co
•
Filing: 1966-06-13
•
Granted: 1968-12-24
•
Expires: 1986-06-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Gaythor D Fisher

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 07:37
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/26; H03F1/34; H03F2200/00; H03F2200/372

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 154 words
AN AMPLIFIER CIRCUIT COMPRISING: FIRST, SECOND, AND THIRD TRANSISTORS EACH HAVING AN EMITTER ELECTRODE, A BASE ELECTRODE, AND A COLLECTOR ELECTRODE; THE EMITTER ELECTRODES OF EACH OF SAID TRANSISTORS BEING COUPLED TOGETHER; MEANS FOR APPLYING A SIGNAL TO BE AMPLIFIED BETWEEN THE BASE AND EMITTER ELECTRODES OF SAID FIRST TRANSISTOR; FIRST CIRCUIT MEANS INTERCOUPLING THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR WITH THE BASE ELECTRODE OF SAID SECOND TRANSISTOR; SECOND CIRCUIT MANS INTERCOUPLING THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR WITH THE BASE ELECTRODE OF SAID THIRD TRANSISTOR; A FIRST INDUCTOR HAVING ONE TERMINAL COUPLED TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR; A SECOND INDUCTOR HAVING ONE TERMINAL COUPLED TO THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR; MEANS FOR APPLYING OPERATING POTENTIALS TO THE OTHER TERMINAL OF EACH OF SAID FIRST AND SECOND INDUCTORS, TO THE COLLECTOR ELECTRODE OF SAID THIRD TRANSISTOR, AND TO THE EMITTER ELECTRODE OF SAID FIRST, SECOND, AND THIRD
Claim 2
Dependent Claim 154 words
AN AMPLIFIER CIRCUIT COMPRISING: FIRST, SECOND, AND THIRD TRANSISTORS EACH HAVING AN EMITTER ELECTRODE, A BASE ELECTRODE, AND A COLLECTOR ELECTRODE; THE EMITTER ELECTRODES OF EACH OF SAID TRANSISTORS BEING COUPLED TOGETHER; MEANS FOR APPLYING A SIGNAL TO BE AMPLIFIED BETWEEN THE BASE AND EMITTER ELECTRODES OF SAID FIRST TRANSISTOR; FIRST CIRCUIT MEANS INTERCOUPLING THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR WITH THE BASE ELECTRODE OF SAID SECOND TRANSISTOR; SECOND CIRCUIT MANS INTERCOUPLING THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR WITH THE BASE ELECTRODE OF SAID THIRD TRANSISTOR; A FIRST INDUCTOR HAVING ONE TERMINAL COUPLED TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR; A SECOND INDUCTOR HAVING ONE TERMINAL COUPLED TO THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR; MEANS FOR APPLYING OPERATING POTENTIALS TO THE OTHER TERMINAL OF EACH OF SAID FIRST AND SECOND INDUCTORS, TO THE COLLECTOR ELECTRODE OF SAID THIRD TRANSISTOR, AND TO THE EMITTER ELECTRODE OF SAID FIRST, SECOND, AND THIRD

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1971-12-24 1972-06-24 1972-12-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1975-12-24 1976-06-24 1976-12-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1979-12-24 1980-06-24 1980-12-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag