← Back to Patent Explorer
US3405345A Expired / Lapsed US ⏱️ 0.0 years remaining

Constant output voltage rectifying system

Assignee: Panasonic Holdings Corp
•
Filing: 1966-11-14
•
Granted: 1968-10-08
•
Expires: 1986-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Someda Sadamichi
  • 👤 Hamano Goro

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 21:04
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/02; H02M7/04; H02M7/12; H02M7/145; H02M7/155; H02M7/1555; H02M7/1557; Y; Y10; Y10S; Y10S315/00; Y10S315/07

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 324 words
A CONSTANT OUTPUT VOLTAGE RECTIFYING SYSTEM, COMPRISING A RECTIFIER HAVING AN ANODE, A CATHODE AND A GATE MEANS, SAID RECTIFIER HAVING AN INPUT SIDE ADAPTED TO BE COUPLED TO A SOURCE OF AC VOLTAGE; AN INPUT FILTER MEANS COUPLED IN SERIES WITH THE OUPUT SIDE OF SAID RECTIFIER AND ADAPTED TO BE COUPLED IN PARALLEL WITH A LOAD; AN OUTPUT VOLTAGE DIVIDING CIRCUIT CONNECTED TO THE OUTPUT SIDE OF SAID RECTIFIER AND ADAPTED TO BE IN PARALLEL WITH A LOAD AND HAVING A RESISTOR, A CONDENSER CONNECTED IN PARALLEL WITH SAID RESISTOR, AND A NON-LINEAR RESITANCE ELEMENT CONNECTED IN SERIES WITH SAID CONDENSER, SAID NON-LINEAR RESISTANCE ELEMENT HAVING A VOLTAGE-CURRENT CHARACTERISTIC SUCH THAT THE CURRENT FLOWING THEREIN INCREASES RAPIDLY WHEN THE VOLTAGE THEREOF EXCEEDS A PREDETERMINED VOLTAGE; AN INPUT VOLTAGE DIVIDING CIRCUIT COUPLED IN PARALLEL WITH SAID SOURCE OF AC VOLTAGE AND HAVING TWO RESISTANCE MEANS CONNECTED IN SERIES; AN INTEGRATING CIRCUIT HAVING A FURTHER CONDENSER, A DIODE CONNECTED IN PARALLEL TO SAID FURTHER CONDENSER AND TWO RESISTORS CONNECTED IN SERIES WITH SAID DIODE, SAID RECTIFIER WITH SAID RESISTANCES BETHE OUTPUT SIDE OF SAID RECTIFIER WITH SAID RESISTANCES BETWEEN SAID CONDENSER AND SAID RECTIFIER AND ADAPTED TO BE IN PARALLEL WITH A LOAD, AND A BLOCK OSCILLATOR HAVING A TRANSISTOR WITH AN EMITTER, A COLLECTOR AND A BASE, AND A PULSE TRANSFORMER HAVING A PRIMARY, SECONDARY AND TERTIARY WINDING, ONE END OF THE PRIMARY WINDING BEING CONNECTED TO SAID INPUT VOLTAGE DIVIDING CIRCUIT BETWEEN SAID RESISTANCE MEANS AND THE OTHER END CONNECTED TO SAID COLLECTOR OF THE TRANSISTOR, ONE END OF THE SECONDARY WINDING BEING CONNECTED TO SAID INTEGRATING CIRCUIT BETWEEN SAID RESISTANCE AND THE OTHER END BEING CONNECTED TO THE BASE OF SAID TRANSISTOR, AND THE TERTIARY WINDING OF SAID TRANSFORMER BEING CONNECTED ACROSS SAID GATE MEANS AND SAID CATHODE OF RECTIFIER, SAID EMITTER OF TRANSISTOR BEING CONNECTED TO SAID OUTPUT VOLTAGE DIVIDING CIRCUIT BETWEEN SAID RESISTOR AND SAID NON-LINEAR RESISTANCE ELEMENT THEREIN.
Claim 2
Dependent Claim 324 words
A CONSTANT OUTPUT VOLTAGE RECTIFYING SYSTEM, COMPRISING A RECTIFIER HAVING AN ANODE, A CATHODE AND A GATE MEANS, SAID RECTIFIER HAVING AN INPUT SIDE ADAPTED TO BE COUPLED TO A SOURCE OF AC VOLTAGE; AN INPUT FILTER MEANS COUPLED IN SERIES WITH THE OUPUT SIDE OF SAID RECTIFIER AND ADAPTED TO BE COUPLED IN PARALLEL WITH A LOAD; AN OUTPUT VOLTAGE DIVIDING CIRCUIT CONNECTED TO THE OUTPUT SIDE OF SAID RECTIFIER AND ADAPTED TO BE IN PARALLEL WITH A LOAD AND HAVING A RESISTOR, A CONDENSER CONNECTED IN PARALLEL WITH SAID RESISTOR, AND A NON-LINEAR RESITANCE ELEMENT CONNECTED IN SERIES WITH SAID CONDENSER, SAID NON-LINEAR RESISTANCE ELEMENT HAVING A VOLTAGE-CURRENT CHARACTERISTIC SUCH THAT THE CURRENT FLOWING THEREIN INCREASES RAPIDLY WHEN THE VOLTAGE THEREOF EXCEEDS A PREDETERMINED VOLTAGE; AN INPUT VOLTAGE DIVIDING CIRCUIT COUPLED IN PARALLEL WITH SAID SOURCE OF AC VOLTAGE AND HAVING TWO RESISTANCE MEANS CONNECTED IN SERIES; AN INTEGRATING CIRCUIT HAVING A FURTHER CONDENSER, A DIODE CONNECTED IN PARALLEL TO SAID FURTHER CONDENSER AND TWO RESISTORS CONNECTED IN SERIES WITH SAID DIODE, SAID RECTIFIER WITH SAID RESISTANCES BETHE OUTPUT SIDE OF SAID RECTIFIER WITH SAID RESISTANCES BETWEEN SAID CONDENSER AND SAID RECTIFIER AND ADAPTED TO BE IN PARALLEL WITH A LOAD, AND A BLOCK OSCILLATOR HAVING A TRANSISTOR WITH AN EMITTER, A COLLECTOR AND A BASE, AND A PULSE TRANSFORMER HAVING A PRIMARY, SECONDARY AND TERTIARY WINDING, ONE END OF THE PRIMARY WINDING BEING CONNECTED TO SAID INPUT VOLTAGE DIVIDING CIRCUIT BETWEEN SAID RESISTANCE MEANS AND THE OTHER END CONNECTED TO SAID COLLECTOR OF THE TRANSISTOR, ONE END OF THE SECONDARY WINDING BEING CONNECTED TO SAID INTEGRATING CIRCUIT BETWEEN SAID RESISTANCE AND THE OTHER END BEING CONNECTED TO THE BASE OF SAID TRANSISTOR, AND THE TERTIARY WINDING OF SAID TRANSFORMER BEING CONNECTED ACROSS SAID GATE MEANS AND SAID CATHODE OF RECTIFIER, SAID EMITTER OF TRANSISTOR BEING CONNECTED TO SAID OUTPUT VOLTAGE DIVIDING CIRCUIT BETWEEN SAID RESISTOR AND SAID NON-LINEAR RESISTANCE ELEMENT THEREIN.

References Cited (Backward Citations)

US3340460A Cited
US3262046A Cited
US3299340A Cited
US3346802A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1971-10-08 1972-04-08 1972-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1975-10-08 1976-04-08 1976-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1979-10-08 1980-04-08 1980-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag