Patent US3403266A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3403266A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock-pulse steering gate arrangement for flip-flop employing isolated gate controlled charging capactitor

Assignee: RCA Corp
•
Filing: 1966-11-17
•
Granted: 1968-09-24
•
Expires: 1986-11-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert C Heuner
  • 👤 Joseph W Harmon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 21:24
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28; H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 98 words
IN A CAPACITANCE MULTIPLICATION CIRCUIT IN WHICH CAPACITANCE MEANS IS COUPLED BETWEEN A POINT OF REFERENCE POTENTIAL AND THE BASE ELECTRODE OF A FIRST TRANSISTOR, THE COLLECTOR ELECTRODE OF WHICH IS COUPLED TO AN OUTPUT POINT AND THE EMITTER ELECTRODE OF WHICH IS COUPLED TO A CONTROL TERMINAL MEANS; THE IMPROVEMENT COMPRISING; SECOND AND THIRD TRANSISTORS HAVING THEIR COLLECTOR-EMITTER PATHS CONNECTED IN SERIES ACROSS SAID CAPACITANCE MEANS, A PLURALITY OF INPUT TERMINALS, GATING MEANS COUPLED BETWEEN SAID INPUT TERMINALS AND SAID SECOND TRANSISTOR, AND CONTROL SIGNAL RESPONSIVE MEANS COUPLED BETWEEN SAID CONTROL TERMINAL MEANS AND SAID THIRD TRANSISTOR.
Claim 2
Dependent Claim 98 words
IN A CAPACITANCE MULTIPLICATION CIRCUIT IN WHICH CAPACITANCE MEANS IS COUPLED BETWEEN A POINT OF REFERENCE POTENTIAL AND THE BASE ELECTRODE OF A FIRST TRANSISTOR, THE COLLECTOR ELECTRODE OF WHICH IS COUPLED TO AN OUTPUT POINT AND THE EMITTER ELECTRODE OF WHICH IS COUPLED TO A CONTROL TERMINAL MEANS; THE IMPROVEMENT COMPRISING; SECOND AND THIRD TRANSISTORS HAVING THEIR COLLECTOR-EMITTER PATHS CONNECTED IN SERIES ACROSS SAID CAPACITANCE MEANS, A PLURALITY OF INPUT TERMINALS, GATING MEANS COUPLED BETWEEN SAID INPUT TERMINALS AND SAID SECOND TRANSISTOR, AND CONTROL SIGNAL RESPONSIVE MEANS COUPLED BETWEEN SAID CONTROL TERMINAL MEANS AND SAID THIRD TRANSISTOR.

References Cited (Backward Citations)

US3305728A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1971-09-24 1972-03-25 1972-09-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1975-09-24 1976-03-25 1976-09-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1979-09-24 1980-03-25 1980-09-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag