Patent US3379939A successfully refreshed from Google Patents.
US3379939A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fail safe controller
Assignee: Texas Instruments Inc
•
Filing: 1965-10-21
•
Granted: 1968-04-23
•
Expires: 1985-10-21
Abstract
No abstract record available.
Inventors
- 👤 Robert E Obenhaus
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 23:25
CPC Classifications
H; H02; H02H; H02H3/00; H02H3/02; H02H3/05; H02H5/00; H02H5/04; H02H5/042; H02H7/00; H02H7/008
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
256 words
A FAIL SAFE CONTROLLER WHICH IS RESPONSIVE TO CHANGES IN THE IMPEDANCE OF A SENSOR FOR SELECTIVELY ENERGIZING A LOAD, SAID CONTROLLER COMPRISING: A POWER CIRCUIT INCLUDING A SILICON CONTROLLED RECTIFIER AND MEANS FOR INTERCONNECTING THE ANODE-CATHODE CIRCUIT OF SAID RECTIFIER WITH SAID LOAD FOR SELECTIVELY SWITCHING THE FLOW OF ELECTRIC POWER THERETO; MEANS FOR CONNECTING SAID POWER CIRCUIT TO AN A.C. SOURCE; A VOLTAGE DIVIDER INCLUDING A SENSING IMPEDANCE SERIALLY CONNECTED WITH A REFERENCE IMPEDANCE; A TRANSFORMER INCLUDING A PRIMARY WINDING CONNECTED TO SAID SOURCE AND A SECONDARY WINDING HAVING AN INTERMEDIATE TAP; A SECONDARY WINDING CIRCUIT INCLUDING SAID SECONDARY WINDING FOR APPLYING A.C. TO SAID DIVIDER IN PHASE WITH THE A.C. APPLIED TO SAID POWER CIRCUIT, SAID SECONDARY WINDING CIRCUIT INCLUDING SUBSTANTIAL SOURCE IMPEDANCE IN SERIES WITH SAID DIVIDER; A TRANSISTOR THE EMITTER TERMINAL OF WHICH IS CONNECTED TO SAID INTERMEDIATE TAP AND THE BASE TERMINAL OF WHICH IS CONNECTED TO SAID VOLTAGE DIVIDER AT A JUNCTION BETWEEN SAID REFERENCE IMPEDANCE AND SAID SENSING IMPEDANCE, CONDUCTION IN THE COLLECTOR-EMITTER CIRCUIT OF SAID TRANSISTOR THEREBY BEING A FUNCTION OF THE RELATIVE IMPEDANCE VALUES OF SAID REFERENCE IMPEDANCE AND SAID SENSING IMPEDANCE; AND CIRCUIT MEANS CONNECTING THE GATE-CATHODE CIRCUIT OF SAID SILICON CONTROLLED RECTIFIER BETWEEN THE END OF SAID SENSING IMPEDANCE WHICH IS OPPOSITE SAID JUNCTION AND THE COLLECTOR TERMINAL OF SAID TRANSISTOR FOR PROVIDING TRIGGERING CURRENT TO SAID SILICON CONTROLLED RECTIFIER UNDER CONTROL OF SAID TRANSISTOR WHEREBY SHORTING OF SAID SENSING IMPEDANCE SHUNTS THE GATECATHODE CIRCUIT OF SAID SILICON CONTROLLED RECTIFIER THEREBY DEENERGIZING SAID LOAD.
Claim 2
Dependent Claim
256 words
A FAIL SAFE CONTROLLER WHICH IS RESPONSIVE TO CHANGES IN THE IMPEDANCE OF A SENSOR FOR SELECTIVELY ENERGIZING A LOAD, SAID CONTROLLER COMPRISING: A POWER CIRCUIT INCLUDING A SILICON CONTROLLED RECTIFIER AND MEANS FOR INTERCONNECTING THE ANODE-CATHODE CIRCUIT OF SAID RECTIFIER WITH SAID LOAD FOR SELECTIVELY SWITCHING THE FLOW OF ELECTRIC POWER THERETO; MEANS FOR CONNECTING SAID POWER CIRCUIT TO AN A.C. SOURCE; A VOLTAGE DIVIDER INCLUDING A SENSING IMPEDANCE SERIALLY CONNECTED WITH A REFERENCE IMPEDANCE; A TRANSFORMER INCLUDING A PRIMARY WINDING CONNECTED TO SAID SOURCE AND A SECONDARY WINDING HAVING AN INTERMEDIATE TAP; A SECONDARY WINDING CIRCUIT INCLUDING SAID SECONDARY WINDING FOR APPLYING A.C. TO SAID DIVIDER IN PHASE WITH THE A.C. APPLIED TO SAID POWER CIRCUIT, SAID SECONDARY WINDING CIRCUIT INCLUDING SUBSTANTIAL SOURCE IMPEDANCE IN SERIES WITH SAID DIVIDER; A TRANSISTOR THE EMITTER TERMINAL OF WHICH IS CONNECTED TO SAID INTERMEDIATE TAP AND THE BASE TERMINAL OF WHICH IS CONNECTED TO SAID VOLTAGE DIVIDER AT A JUNCTION BETWEEN SAID REFERENCE IMPEDANCE AND SAID SENSING IMPEDANCE, CONDUCTION IN THE COLLECTOR-EMITTER CIRCUIT OF SAID TRANSISTOR THEREBY BEING A FUNCTION OF THE RELATIVE IMPEDANCE VALUES OF SAID REFERENCE IMPEDANCE AND SAID SENSING IMPEDANCE; AND CIRCUIT MEANS CONNECTING THE GATE-CATHODE CIRCUIT OF SAID SILICON CONTROLLED RECTIFIER BETWEEN THE END OF SAID SENSING IMPEDANCE WHICH IS OPPOSITE SAID JUNCTION AND THE COLLECTOR TERMINAL OF SAID TRANSISTOR FOR PROVIDING TRIGGERING CURRENT TO SAID SILICON CONTROLLED RECTIFIER UNDER CONTROL OF SAID TRANSISTOR WHEREBY SHORTING OF SAID SENSING IMPEDANCE SHUNTS THE GATECATHODE CIRCUIT OF SAID SILICON CONTROLLED RECTIFIER THEREBY DEENERGIZING SAID LOAD.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1971-04-23 | 1971-10-23 | 1972-04-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1975-04-23 | 1975-10-23 | 1976-04-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1979-04-23 | 1979-10-23 | 1980-04-23 | $7700.00 | Window Closed / Lapsed |