Patent US5222786A successfully refreshed from Google Patents.
Patent US3799249A successfully refreshed from Google Patents.
Patent US3370181A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3370181A Expired / Lapsed US ⏱️ 0.0 years remaining

High-speed transistorized switches providing multiple stable current levels for inertial instruments

Assignee: Massachusetts Institute of Technology
•
Filing: 1964-06-17
•
Granted: 1968-02-20
•
Expires: 1984-06-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 James L Sitomer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:50
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03F; H03F1/00; H03F1/42; H03F1/48; H03F3/00; H03F3/45; H03F3/45071

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 148 words
A MULTIPLE CURRENT LEVEL ELECTRONIC SWITCH INCORPORATING A D-C AMPLIFIER WITH AN OUTPUT TERMINAL SUPPLYING A SUBSTANTIALLY CONSTANT VOLTAGE TO A GIVEN LOAD, COMPRISING IN COMBINATION WITH SAID AMPLIFIER, (A) SIGNAL COUPLING MEANS IN SERIES WITH SAID LOAD, (B) A PLURALITY (N) OF SERIALLY CONNECTED RESISTORS EACH HAVING A FIRST AND SECOND TERMINAL, THE FIRST TERMINAL OF THE NTH RESISTOR IN SERIES WITH SAID LOAD, (C) A LIKE PLURALITY (N) OF TRANSISTORS EACH HAVING A COLLECTOR, BASE AND EMITTER TERMINAL, THE COLLECTOR OF THE NTH TRANSISTOR COUPLED TO THE SECOND TERMINAL OF THE NTH RESISTOR AND THE COLLECTOR OF A DECREASINGLY NUMBERED TRANSISTOR RESPECTIVELY COUPLED TO THE SECOND TERMINAL OF A CORRESPONDINGLY NUMBERED RESISTOR, (D) A REFERENCE VOLTAGE POTENTIAL COUPLED TO SAID EMITTER TERMINALS, AND (E) TRIGGERING MEANS COUPLED TO THE BASE TERMINAL OF EACH TRANSISTOR FOR SWTICHING SAID TRANSISTORS INTO AN ON AND AN OFF OPERATING STATE.
Claim 2
Dependent Claim 148 words
A MULTIPLE CURRENT LEVEL ELECTRONIC SWITCH INCORPORATING A D-C AMPLIFIER WITH AN OUTPUT TERMINAL SUPPLYING A SUBSTANTIALLY CONSTANT VOLTAGE TO A GIVEN LOAD, COMPRISING IN COMBINATION WITH SAID AMPLIFIER, (A) SIGNAL COUPLING MEANS IN SERIES WITH SAID LOAD, (B) A PLURALITY (N) OF SERIALLY CONNECTED RESISTORS EACH HAVING A FIRST AND SECOND TERMINAL, THE FIRST TERMINAL OF THE NTH RESISTOR IN SERIES WITH SAID LOAD, (C) A LIKE PLURALITY (N) OF TRANSISTORS EACH HAVING A COLLECTOR, BASE AND EMITTER TERMINAL, THE COLLECTOR OF THE NTH TRANSISTOR COUPLED TO THE SECOND TERMINAL OF THE NTH RESISTOR AND THE COLLECTOR OF A DECREASINGLY NUMBERED TRANSISTOR RESPECTIVELY COUPLED TO THE SECOND TERMINAL OF A CORRESPONDINGLY NUMBERED RESISTOR, (D) A REFERENCE VOLTAGE POTENTIAL COUPLED TO SAID EMITTER TERMINALS, AND (E) TRIGGERING MEANS COUPLED TO THE BASE TERMINAL OF EACH TRANSISTOR FOR SWTICHING SAID TRANSISTORS INTO AN ON AND AN OFF OPERATING STATE.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1971-02-19 1971-08-21 1972-02-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1975-02-19 1975-08-21 1976-02-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1979-02-19 1979-08-21 1980-02-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag