← Back to Patent Explorer
US3360735A Expired / Lapsed US ⏱️ 0.0 years remaining

Automatic gain control circuit having means for compensating for capacitive effect

Assignee: Sony Corp
•
Filing: 1964-07-17
•
Granted: 1967-12-26
•
Expires: 1984-07-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Fujimoto Toshihiro

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 15:38
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/44; H04N5/52; H03; H03G; H03G1/00; H03G1/0005; H03G1/0035; H03G1/0082; H03G3/00; H03G3/20; H03G3/30; H03G3/3052; H03G3/3063

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
IN COMBINATION WITH AN AMPLIFIER CIRCUIT HAVING A SIGNAL SOURCE CONNECTED THERETO AND INCLUDING AN AMPLIFYING TRANSISTOR WITH AN EMITTER AND A COLLECTOR THEREOF CONNECTED IN SERIES WITH AN OUTPUT LOAD, AN AUTOMATIC GAIN CONTROL CIRCUIT, COMPRISING (A) A CONTROL TRANSISTOR HAVING AN EMITTER AND A COLLECTOR CONNECTED IN SERIES BETWEEN THE SIGNAL SOURCE AND A BASE OF THE AMPLIFYING TRANSISTOR, (B) AN AUTOMATIC GAIN CONTROL SOURCE CONNECTED TO A BASE OF SAID CONTROL TRANSISTOR, AND (C) MEANS CONNECTED TO SAID GAIN CONTROL TRANSISTOR FOR CONTROLLING THE VALUE OF THE EMITTER-COLLECTOR CAPACITANCE THEREOF INCLUDING AN INDUCTANCE CONNECTED BETWEEN THE EMITTER AND COLLECTOR OF SAID CONTROL TRANSISTOR AND FORMING A RESONANT CIRCUIT WITH THE EMITTERCOLLECTOR CAPACITANCE THEREOF AT THE FREQUENCY OF THE SIGNAL SOURCE.
Claim 2
Dependent Claim 123 words
IN COMBINATION WITH AN AMPLIFIER CIRCUIT HAVING A SIGNAL SOURCE CONNECTED THERETO AND INCLUDING AN AMPLIFYING TRANSISTOR WITH AN EMITTER AND A COLLECTOR THEREOF CONNECTED IN SERIES WITH AN OUTPUT LOAD, AN AUTOMATIC GAIN CONTROL CIRCUIT, COMPRISING (A) A CONTROL TRANSISTOR HAVING AN EMITTER AND A COLLECTOR CONNECTED IN SERIES BETWEEN THE SIGNAL SOURCE AND A BASE OF THE AMPLIFYING TRANSISTOR, (B) AN AUTOMATIC GAIN CONTROL SOURCE CONNECTED TO A BASE OF SAID CONTROL TRANSISTOR, AND (C) MEANS CONNECTED TO SAID GAIN CONTROL TRANSISTOR FOR CONTROLLING THE VALUE OF THE EMITTER-COLLECTOR CAPACITANCE THEREOF INCLUDING AN INDUCTANCE CONNECTED BETWEEN THE EMITTER AND COLLECTOR OF SAID CONTROL TRANSISTOR AND FORMING A RESONANT CIRCUIT WITH THE EMITTERCOLLECTOR CAPACITANCE THEREOF AT THE FREQUENCY OF THE SIGNAL SOURCE.

References Cited (Backward Citations)

GB764428A Cited
US2937341A Cited
GB835337A Cited
US3002090A Cited
US3090027A Cited
US3013148A Cited
US3289088A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-12-25 1971-06-26 1971-12-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-12-25 1975-06-26 1975-12-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-12-25 1979-06-26 1979-12-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag