← Back to Patent Explorer
US3355721A Expired / Lapsed US ⏱️ 0.0 years remaining

Information storage

Assignee: RCA Corp
•
Filing: 1964-08-25
•
Granted: 1967-11-28
•
Expires: 1984-08-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Joseph R Burns

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 03:12
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/402; G11C11/4023; G11C11/41; G11C11/412; H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/353; H03K3/356; H03K3/356104

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 121 words
THE COMBINATION COMPRISING: FIRST, SECOND AND THIRD INSULTATED-GATE FIELD-EFFECT TRANSISTORS EACH HAVING A SOURCE, A DRAIN AND A GATE; FIRST AND SECOND CIRCUIT BRANCHES CONNECTED IN PARALLEL, THE FIRST BRANCH INCLUDING THE SOURCE-DRAIN PATH OF THE FIRST TRANSISTOR AND THE SECOND BRANCH INCLUDING THE SOURCE-DRAIN PATH OF THE SECOND TRANSISTOR; MEANS CROSS-COUPLING THE DRAINS OF THE FIRST AND SECOND TRANSISTORS TO THE GATES OF THE SECOND AND FIRST TRANSISTORS, RESPECTIVELY; AND INPUT TERMINAL; MEANS CONNECTING THE SOURCE-DRAIN PATH OF THE THIRD TRANSISTOR BETWEEN SAID INPUT TERMINAL AND THE GATE OF THE FIRST TRANSISTOR; MEANS FOR CONNECTING SAID INPUT TERMINAL TO A SOURCE OF INPUT SIGNALS; AND MEANS FOR CONNECTING THE GATE OF THE THIRD TRANSISTOR TO A SOURCE OF CONTROL VOLTAGE.
Claim 2
Dependent Claim 121 words
THE COMBINATION COMPRISING: FIRST, SECOND AND THIRD INSULTATED-GATE FIELD-EFFECT TRANSISTORS EACH HAVING A SOURCE, A DRAIN AND A GATE; FIRST AND SECOND CIRCUIT BRANCHES CONNECTED IN PARALLEL, THE FIRST BRANCH INCLUDING THE SOURCE-DRAIN PATH OF THE FIRST TRANSISTOR AND THE SECOND BRANCH INCLUDING THE SOURCE-DRAIN PATH OF THE SECOND TRANSISTOR; MEANS CROSS-COUPLING THE DRAINS OF THE FIRST AND SECOND TRANSISTORS TO THE GATES OF THE SECOND AND FIRST TRANSISTORS, RESPECTIVELY; AND INPUT TERMINAL; MEANS CONNECTING THE SOURCE-DRAIN PATH OF THE THIRD TRANSISTOR BETWEEN SAID INPUT TERMINAL AND THE GATE OF THE FIRST TRANSISTOR; MEANS FOR CONNECTING SAID INPUT TERMINAL TO A SOURCE OF INPUT SIGNALS; AND MEANS FOR CONNECTING THE GATE OF THE THIRD TRANSISTOR TO A SOURCE OF CONTROL VOLTAGE.

References Cited (Backward Citations)

US3222610A Cited
US3168649A Cited
US3191061A Cited
US3213299A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-11-27 1971-05-29 1971-11-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-11-27 1975-05-29 1975-11-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-11-27 1979-05-29 1979-11-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag