← Back to Patent Explorer
US3213299A Expired / Lapsed US ⏱️ 0.0 years remaining

Linearized field-effect transistor circuit

Assignee: RCA Corp
•
Filing: 1963-05-20
•
Granted: 1965-10-19
•
Expires: 1983-05-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Gordon F Rogers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 20:35
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/38; H03F3/387; H03F3/393; H03F3/04; H03F3/16; H03G; H03G1/00; H03G1/0005; H03G1/0035; H03G1/007; H03H; H03H11/00; H03H11/02; H03H11/24; H03H11/245

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 140 words
IN COMBINATION, A SEMICONDUCTOR DEVICE HAVING FIRST AND SECOND ELECTRODES DEFINING A CURRENT PATH AND A CONTROL ELECTRODE FOR CONTROLLING THE RESISTANCE EXHIBITTED BY SAID CURRENT PATH AS A FUNCTION OF A VOLTAGE APPLIED TO SAID CONTROL ELECTRODE, A PAIR OF SIGNAL INPUT TERMINALS, A PAIR OF SIGNAL OUTPUT TERMINALS, MEANS INCLUDING SAID SEMICONDUCTOR DEVICE COUPLING SAID SIGNAL INPUT AND OUTPUT TERMINALS TO CONTROL THE EFFICIENCY OF TRANSLATION BETWEEN SAID TERMINALS AS A FUNCTION OF THE RESISTANCE EXHIBITED BY SAID CURRENT PATH, SAID MEANS INCLUDING A FEEDBACK CIRCUIT INCLUDING A CAPACITOR FOR APPLYING A PORTION OF THE SIGNAL VOLTAGE DEVELOPED ACROSS SAID CURRENT PATH TO SAID CONTROL ELECTRODE, AND MEANS COUPLED BETWEEN SAID CONTROL ELECTRODE AND IN COMMON TO ONE OF SAID INPUT AND OUTPUT TERMINALS FOR APPLYING A CONTROL VOLTAGE TO CONTROL THE RESISTANCE EXHIBITED BY SAID CURRENT PATH.
Claim 2
Dependent Claim 140 words
IN COMBINATION, A SEMICONDUCTOR DEVICE HAVING FIRST AND SECOND ELECTRODES DEFINING A CURRENT PATH AND A CONTROL ELECTRODE FOR CONTROLLING THE RESISTANCE EXHIBITTED BY SAID CURRENT PATH AS A FUNCTION OF A VOLTAGE APPLIED TO SAID CONTROL ELECTRODE, A PAIR OF SIGNAL INPUT TERMINALS, A PAIR OF SIGNAL OUTPUT TERMINALS, MEANS INCLUDING SAID SEMICONDUCTOR DEVICE COUPLING SAID SIGNAL INPUT AND OUTPUT TERMINALS TO CONTROL THE EFFICIENCY OF TRANSLATION BETWEEN SAID TERMINALS AS A FUNCTION OF THE RESISTANCE EXHIBITED BY SAID CURRENT PATH, SAID MEANS INCLUDING A FEEDBACK CIRCUIT INCLUDING A CAPACITOR FOR APPLYING A PORTION OF THE SIGNAL VOLTAGE DEVELOPED ACROSS SAID CURRENT PATH TO SAID CONTROL ELECTRODE, AND MEANS COUPLED BETWEEN SAID CONTROL ELECTRODE AND IN COMMON TO ONE OF SAID INPUT AND OUTPUT TERMINALS FOR APPLYING A CONTROL VOLTAGE TO CONTROL THE RESISTANCE EXHIBITED BY SAID CURRENT PATH.

References Cited (Backward Citations)

US3102230A Cited
US3131312A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-10-18 1969-04-19 1969-10-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-10-18 1973-04-19 1973-10-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-10-18 1977-04-19 1977-10-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag