Patent US3351932A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3351932A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog digital converter

Assignee: Honeywell Inc
•
Filing: 1964-07-23
•
Granted: 1967-11-07
•
Expires: 1984-07-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Forrest G Hibbits
  • 👤 Paul M Haas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 18:16
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 306 words
AN ANALOG TO DIGITAL CONVERTER COMPRISING: (A) AN INTEGRATING MEANS HAVING AN INPUT AND AN OUTPUT; (B) MEANS FOR APPLYING A VOLTAGE TO BE CONVERTED TO SAID INPUT OF SAID INTEGRATING MEANS; (C) A VOLTAGE CONTROLLED OSCILLATOR HAVING A CONTROL INPUT AND AN OUTPUT, SAID CONTROL INPUT COUPLED TO THE OUTPUT OF SAID INTEGRATING MEANS; (D) A FLIP-FLOP HAVING SET AND RESET INPUTS AND AN OUTPUT, SAID FLIP-FLOP SET INPUT COUPLED TO SAID VOLTAGE CONTROLLED OSCILLATOR OUTPUT; (E) A FIRST AND GATE HAVING A SIGNAL INPUT, AN ENABLING INPUT, AND AN OUTPUT, SAID ENABLING INPUT CONNECTED TO SAID FLIP-FLOP OUTPUT; (F) A REFERENCE FREQUENCY OSCILLATOR HAVING AN OUTPUT CONNECTED TO SAID FIRST AND GATE SIGNAL INPUT; (G) A FIRST DIVIDER HAVING AN INPUT AND AN OUTPUT FOR PRODUCING AN OUTPUT AFTER A PREDETERMINED NUMBER OF PULSES AT ITS INPUT, SAID FIRST DIVIDER INPUT CONNECTED TO SAID FIRST AND GATE OUTPUT, AND SAID FIRST DIVIDER OUTPUT CONNECTED TO SAID FLIP-FLOP RESET INPUT; (H) FEEDBACK MEANS CONNECTED BETWEEN SAID FLIP-FLOP OUTPUT AND SAID INPUT OF SAID INTEGRATING MEANS FOR CANCELING A PORTION OF SAID VOLTAGE TO BE CONVERTED; (I) A SECOND AN GATE HAVING A SIGNAL INPUT, AN ENABLING INPUT, AND AN OUTPUT, SAID SIGNAL INPUT CONNECTED TO SAID VOLTAGE CONTROLLED OSCILLATOR OUTPUT; (J) SWITCH MEANS; (K) A SECOND DIVIDER HAVING AN INPUT AND AN OUTPUT FOR PRODUCING AN OUTPUT SIGNAL AFTER A PREDETERMINED NUMBER OF PULSES AT ITS INPUT, SAID SECOND DIVIDER INPUT COUPLED TO SAID REFERENCE FREQUENCY OSCILLATOR OUTPUT, AND SAID SECOND DIVIDER OUTPUT SELECTIVELY CONNECTED TO SAID SECOND AND GATE ENABLING INPUT VIA SAID SWITCH MEANS; AND (L) FREQUENCY MEASURING MEANS HAVING AN INPUT CONNECTED TO SAID SECOND AND GATE OUTPUT TO DETECT THE SIGNALS PRODUCED BY SAID VOLTAGE CONTROLLED OSCILLATOR WHEN SAID SECOND DIVIDER OUTPUT IS CONNECTED TO SAID SECOND AND GATE ENABLING INPUT.

References Cited (Backward Citations)

US3087121A Cited
US3201781A Cited
US3274511A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-11-06 1971-05-08 1971-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-11-06 1975-05-08 1975-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-11-06 1979-05-08 1979-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag