← Back to Patent Explorer
US3351782A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiple emitter transistorized logic circuitry

Assignee: Motorola Solutions Inc
•
Filing: 1965-04-01
•
Granted: 1967-11-07
•
Expires: 1985-04-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jan A Narud
  • 👤 Walter C Seelbach

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 13:47
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/0863

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 236 words
LOGIC CIRCUITRY INCLUDING IN COMBINATION, FIRST SEMICONDUCTOR MEANS HAVING AN INPUT ELECTRODE PORTION, A PLURALITY OF COMMON ELECTRODE PORTIONS AND AN OUTPUT ELECTRODE PORTION, A PLURALITY OF FURTHER SEMICONDUCTOR MEANS EACH HAVING INPUT, OUTPUT AND COMMON ELECTRODE PORTIONS; FIRST IMPEDANCE MEANS COUPLING SAID OUTPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS TO POTENTIAL SUPPLY MEANS; MEANS INCLUDING A COMMON DEGENERATIVE FEEDBACK IMPEDANCE COUPLED TO SAID COMMON ELECTRODE PORTIONS OF SAID FURTHER SEMICONDUCTOR MEANS AND TO RESPECTIVE ONES OF COMMON ELECTRODE PORTIONS OF SAID FIRST SEMICONDUCTOR MEANS; MEANS FOR INTRODUCING DIFFERENT INPUT SIGNALS TO SAID INPUT ELECTRODE PORTIONS OF RESPECTIVE ONES OF SAID FURTHER SEMICONDUCTOR MEANS TO SWITCH THE CIRCUITRY BETWEEN A FIRST STATE IN WHICH SAID FIRST SEMICONDUCTOR MEANS IS CONDUCTIVE AND A SECOND STATE IN WHICH SAID FIRST SEMICONDUCTOR MEANS IS NONCONDUCTIVE AND IN WHICH AT LEAST ONE OF SAID FURTHER SEMICONDUCTOR MEANS IN EACH OF SAID GROUPS IS CONDUCTIVE; BIAS CIRCUIT MEANS FOR APPLYING A REFERENCE POTENTIAL TO SAID INPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS, SAID BIAS CIRCUIT MEANS INCLUDING ADDITIONAL SEMICONDUCTOR MEANS CONNECTED TO THE POTENTIAL SUPPLY MEANS AND COMPENSATING SAID REFERENCE POTENTIAL FOR VARIATIONS IN THE POTENTIAL OF THE SUPPLY MEANS AND FOR VARIATIONS IN TEMPERATURE, AND OUTPUT CIRCUIT MEANS INCLUDING AN EMITTER FOLLOWER COUPLED TO SAID OUTPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS AND RESPONSIVE TO THE POTENTIAL ACROSS SAID FIRST IMPEDANCE MEANS FOR PRODUCING AN OUTPUT SIGNAL.
Claim 2
Dependent Claim 236 words
LOGIC CIRCUITRY INCLUDING IN COMBINATION, FIRST SEMICONDUCTOR MEANS HAVING AN INPUT ELECTRODE PORTION, A PLURALITY OF COMMON ELECTRODE PORTIONS AND AN OUTPUT ELECTRODE PORTION, A PLURALITY OF FURTHER SEMICONDUCTOR MEANS EACH HAVING INPUT, OUTPUT AND COMMON ELECTRODE PORTIONS; FIRST IMPEDANCE MEANS COUPLING SAID OUTPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS TO POTENTIAL SUPPLY MEANS; MEANS INCLUDING A COMMON DEGENERATIVE FEEDBACK IMPEDANCE COUPLED TO SAID COMMON ELECTRODE PORTIONS OF SAID FURTHER SEMICONDUCTOR MEANS AND TO RESPECTIVE ONES OF COMMON ELECTRODE PORTIONS OF SAID FIRST SEMICONDUCTOR MEANS; MEANS FOR INTRODUCING DIFFERENT INPUT SIGNALS TO SAID INPUT ELECTRODE PORTIONS OF RESPECTIVE ONES OF SAID FURTHER SEMICONDUCTOR MEANS TO SWITCH THE CIRCUITRY BETWEEN A FIRST STATE IN WHICH SAID FIRST SEMICONDUCTOR MEANS IS CONDUCTIVE AND A SECOND STATE IN WHICH SAID FIRST SEMICONDUCTOR MEANS IS NONCONDUCTIVE AND IN WHICH AT LEAST ONE OF SAID FURTHER SEMICONDUCTOR MEANS IN EACH OF SAID GROUPS IS CONDUCTIVE; BIAS CIRCUIT MEANS FOR APPLYING A REFERENCE POTENTIAL TO SAID INPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS, SAID BIAS CIRCUIT MEANS INCLUDING ADDITIONAL SEMICONDUCTOR MEANS CONNECTED TO THE POTENTIAL SUPPLY MEANS AND COMPENSATING SAID REFERENCE POTENTIAL FOR VARIATIONS IN THE POTENTIAL OF THE SUPPLY MEANS AND FOR VARIATIONS IN TEMPERATURE, AND OUTPUT CIRCUIT MEANS INCLUDING AN EMITTER FOLLOWER COUPLED TO SAID OUTPUT ELECTRODE PORTION OF SAID FIRST SEMICONDUCTOR MEANS AND RESPONSIVE TO THE POTENTIAL ACROSS SAID FIRST IMPEDANCE MEANS FOR PRODUCING AN OUTPUT SIGNAL.

References Cited (Backward Citations)

US2476323A Cited
US2666150A Cited
US2769086A Cited
US2901638A Cited
US3016466A Cited
US3046416A Cited
US3217181A Cited
US3233125A Cited
US3229119A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-11-06 1971-05-08 1971-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-11-06 1975-05-08 1975-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-11-06 1979-05-08 1979-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag