Patent US3345580A successfully refreshed from Google Patents.
US3345580A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Starting arrangement for flux oscillator
Assignee: Technipower Inc
•
Filing: 1965-03-01
•
Granted: 1967-10-03
•
Expires: 1985-03-01
Abstract
No abstract record available.
Inventors
- 👤 Tracy Roger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:55
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28; H02M3/325; H02M3/335; H02M3/338; H02M3/3385; H02M3/3387; H02M3/3388
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
249 words
A STARTING CIRCUIT FOR USE IN COMBINATION WITH A FLUX OSCILLATOR COMPRISING A PAIR OF CIRCUITS EACH COMPRISING A TRANSISTOR HAVING ELECTRODES ONE OF WHICH COMPRISES A CONTROL ELECTRODE, A COIL CONNECTED TO EACH CONTROL ELECTRODE, THE OTHER ELECTRODES OF SAID TRANSISTORS BEING CONNECTED IN AN OUTPUT CIRCUIT, SAID COILS BEING OPERATIVELY CONNECTED TO SAID OUTPUT CIRCUIT SO THAT SAID TRANSISTORS ARE ALTERNATELY RENDERED CONDUCTIVE, THEREBY TO CAUSE AN ALTERNATING VOLTAGE TO APPEAR IN SAID OUTPUT CIRCUIT; SAID STARTING CIRCUIT COMPRISING PULSE GENERATING MEANS, MEANS FOR ACTUATING SAID PULSE GENERATING MEANS, MEANS CONNECTING SAID PULSE GENERATING MEANS TO THE CONTROL ELECTRODE OF ONE OF SAID FLUX OSCILLATORS TRANSISTORS IN A SENSE SUCH THAT THE PULSE OUTPUT OF SAID GENERATING MEANS WILL BIAS SAID TRANSISTOR CONDUCTIVE, AND DISABLING MEANS OPERATIVELY CONNECTED BETWEEN SAID OUTPUT CIRCUIT AND SAID PULSE GENERATING MEANS AND EFFECTIVE TO RENDER SAID PULSE GENERATING MEANS INEFFECTIVE IN RESPONSE TO THE PRESENCE OF A PREDETERMINED ALTERNATING VOLTAGE IN SAID OUTPUT CIRCUIT, AND A RESISTOR IN SERIES WITH THE CONTROL ELECTRODE OF SAID FLUX OSCILLATOR TRANSISTORS, FIRST AND SECOND RECTIFIERS BYPASSING EACH OF SAID RESISTORS RESPECTIVELY, AND A THIRD RECTIFIER IN SERIES ONLY WITH THAT ONE OF SAID FIRST AND SECOND RECTIFIERS WHICH BYPASSES THE RESISTOR CONNECTED TO THE TRANSISTOR TO WHICH SAID PULSE GENERATING MEANS IS CONNECTED, SAID SERIES-CONNECTED RECTIFIER TOGETHER BEING OF A MAGNITUDE SUCH AS TO PROVIDE PROPER TRANSISTOR-STARTING BIAS ON SAID LAST MENTIONED TRANSISTOR WHEN THE OUTPUT FROM SAID PULSE GENERATING MEANS IS FED THERETO.
Claim 2
Dependent Claim
249 words
A STARTING CIRCUIT FOR USE IN COMBINATION WITH A FLUX OSCILLATOR COMPRISING A PAIR OF CIRCUITS EACH COMPRISING A TRANSISTOR HAVING ELECTRODES ONE OF WHICH COMPRISES A CONTROL ELECTRODE, A COIL CONNECTED TO EACH CONTROL ELECTRODE, THE OTHER ELECTRODES OF SAID TRANSISTORS BEING CONNECTED IN AN OUTPUT CIRCUIT, SAID COILS BEING OPERATIVELY CONNECTED TO SAID OUTPUT CIRCUIT SO THAT SAID TRANSISTORS ARE ALTERNATELY RENDERED CONDUCTIVE, THEREBY TO CAUSE AN ALTERNATING VOLTAGE TO APPEAR IN SAID OUTPUT CIRCUIT; SAID STARTING CIRCUIT COMPRISING PULSE GENERATING MEANS, MEANS FOR ACTUATING SAID PULSE GENERATING MEANS, MEANS CONNECTING SAID PULSE GENERATING MEANS TO THE CONTROL ELECTRODE OF ONE OF SAID FLUX OSCILLATORS TRANSISTORS IN A SENSE SUCH THAT THE PULSE OUTPUT OF SAID GENERATING MEANS WILL BIAS SAID TRANSISTOR CONDUCTIVE, AND DISABLING MEANS OPERATIVELY CONNECTED BETWEEN SAID OUTPUT CIRCUIT AND SAID PULSE GENERATING MEANS AND EFFECTIVE TO RENDER SAID PULSE GENERATING MEANS INEFFECTIVE IN RESPONSE TO THE PRESENCE OF A PREDETERMINED ALTERNATING VOLTAGE IN SAID OUTPUT CIRCUIT, AND A RESISTOR IN SERIES WITH THE CONTROL ELECTRODE OF SAID FLUX OSCILLATOR TRANSISTORS, FIRST AND SECOND RECTIFIERS BYPASSING EACH OF SAID RESISTORS RESPECTIVELY, AND A THIRD RECTIFIER IN SERIES ONLY WITH THAT ONE OF SAID FIRST AND SECOND RECTIFIERS WHICH BYPASSES THE RESISTOR CONNECTED TO THE TRANSISTOR TO WHICH SAID PULSE GENERATING MEANS IS CONNECTED, SAID SERIES-CONNECTED RECTIFIER TOGETHER BEING OF A MAGNITUDE SUCH AS TO PROVIDE PROPER TRANSISTOR-STARTING BIAS ON SAID LAST MENTIONED TRANSISTOR WHEN THE OUTPUT FROM SAID PULSE GENERATING MEANS IS FED THERETO.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1970-10-02 | 1971-04-03 | 1971-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1974-10-02 | 1975-04-03 | 1975-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1978-10-02 | 1979-04-03 | 1979-10-03 | $7700.00 | Window Closed / Lapsed |