Patent US3340506A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3340506A Expired / Lapsed US ⏱️ 0.0 years remaining

Data-processing system

Assignee: Electronique & Radio Ind
•
Filing: 1964-03-10
•
Granted: 1967-09-05
•
Expires: 1984-03-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jean-Jacques G Mayer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 16:51
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/74; H03; H03K; H03K19/00; H03K19/007; H03K19/0075; H03K19/02; H03K19/173; H03K19/1733

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 122 words
IN A DATA-PROCESSING SYSTEM PROVIDED WITH A MEMORY FOR THE STORAGE OF A SET OF INPUT DATA INCLUDING AT LEAST TWO BINARY INFORMATION SIGNALS A, B AND A LOGIC CIRCUIT FOR THE CONVERSION OF A COMBINATION OF SAID SIGNALS INTO A SINGLE BINARY DIGT S=F(A,B) THE COMBINATION THEREWITH OF A TEST CIRCUIT FOR DETERMINING THE CORRECT PERFORMANCE OF SAID LOGIC CIRCUIT, SAID TEST CIRCUIT COMPRISING: A PLURALITY OF INPUT LEADS EXTENDING FROM SAID MEMORY TO SAID LOGIC CIRCUIT FOR SUPPLYING SAID DATA THERETO; DATA-MODIFYING MEANS CONNECTED TO SAID INPUT LEADS FOR ALTERING THE OPERATION OF SAID LOGIC CIRCUIT TO GENERATE A FUNCTION F (A,B) REPRESENTING THE BOOLEAN INVERSION OF F(A, B) WHEREBY SAID BINARY DIGIT S IS CONVERTED INTO ITS COMPLEMENT S;
Claim 2
Dependent Claim 122 words
IN A DATA-PROCESSING SYSTEM PROVIDED WITH A MEMORY FOR THE STORAGE OF A SET OF INPUT DATA INCLUDING AT LEAST TWO BINARY INFORMATION SIGNALS A, B AND A LOGIC CIRCUIT FOR THE CONVERSION OF A COMBINATION OF SAID SIGNALS INTO A SINGLE BINARY DIGT S=F(A,B) THE COMBINATION THEREWITH OF A TEST CIRCUIT FOR DETERMINING THE CORRECT PERFORMANCE OF SAID LOGIC CIRCUIT, SAID TEST CIRCUIT COMPRISING: A PLURALITY OF INPUT LEADS EXTENDING FROM SAID MEMORY TO SAID LOGIC CIRCUIT FOR SUPPLYING SAID DATA THERETO; DATA-MODIFYING MEANS CONNECTED TO SAID INPUT LEADS FOR ALTERING THE OPERATION OF SAID LOGIC CIRCUIT TO GENERATE A FUNCTION F (A,B) REPRESENTING THE BOOLEAN INVERSION OF F(A, B) WHEREBY SAID BINARY DIGIT S IS CONVERTED INTO ITS COMPLEMENT S;

References Cited (Backward Citations)

US3237157A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-09-04 1971-03-06 1971-09-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-09-04 1975-03-06 1975-09-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-09-04 1979-03-06 1979-09-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag