Patent US3331032A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3331032A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage controlled oscillator operative in the monostable, astable or gated mode

Assignee: Motorola Solutions Inc
•
Filing: 1966-03-15
•
Granted: 1967-07-11
•
Expires: 1986-03-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Norman J Miller

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 16:54
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03C; H03C3/00; H03K7/00; H03K7/06

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 249 words
AN OSCILLATOR COMPRISING, IN COMBINATION: (A) BISTABLE MEANS INCLUDING FIRST AND SECOND LEVEL SHIFTING TRANSISTORS CROSS-COUPLED RESPECTIVELY TO FIRST AND SECOND PAIRS OF PARALLEL CONNECTED CONTROL TRANSSISTORS, SAID CONTROL TRANSISTORS INCLUDING A HOLDING TRANSISTOR IN ONE PAIR DRIVEN BY CURRENT FROM ONE OF THE LEVEL SHIFTING TRANSISTORS WHEN SAID OSCILLATOR IS IN ONE OF ITS TWO CONDUCTIVE STATES AND A HOLDING TRANSISTOR IN THE OTHER PAIR DRIVEN BY CURRENT FROM THE OTHER LEVEL SHIFTING TRANSISTOR WHEN SAID OSCILLATOR IS SWITCHED TO THE OTHER OF ITS TWO CONDUCTIVE STATES; (B) FIRST AND SECOND IMPEDANCE MEANS CONNECTED RESPECTIVELY TO SAID FIRST AND SECOND LEVEL SHIFTING TRANSISTORS AND FURTHER CONNECTED BETWEEN A POINT OF REFERENCE POTENTIAL AND SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS FOR PROVIDING A CURRENT PATH TO SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS RESPECTIVELY, THE OTHER TRANSISTOR IN EACH PAIR CONTROL TRANSISTORS CONNECTABLE TO A SOURCE OF SWITCHING VOLTAGE AND ADAPTED TO BECOME BIASED INTO CONDUCTION AND DRAW CURRENT THROUGH ONE OF SAID FIRST AND SECOND IMPEDANCE MEANS RESPECTIVELY TO THEREBY CHANGE THE CONDUCTIVE STATE OF THE OSCILLATOR; AND (C) FIRST AND SECOND CURRENT SOURCES CONNECTED RESPECTIVELY BETWEEN SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS AND A VOLTAGE SUPPLY TERMINAL, SAID FIRST AND SECOND CURRENT SOURCES PROVIDING FIRST AND SECOND PATHS FOR CONSTANT CURRENT FROM A HOLDING TRANSISTOR IN EITHER SAID FIRST PAIR OF CONTROL TRANSISTORS OR SAID SECOND PAIR OF CONTROL TRANSISTORS WHEN SAID OSCILLATOR IS STABLE IN ONE OF ITS TWO CONDUCTIVE STATES.
Claim 2
Dependent Claim 249 words
AN OSCILLATOR COMPRISING, IN COMBINATION: (A) BISTABLE MEANS INCLUDING FIRST AND SECOND LEVEL SHIFTING TRANSISTORS CROSS-COUPLED RESPECTIVELY TO FIRST AND SECOND PAIRS OF PARALLEL CONNECTED CONTROL TRANSSISTORS, SAID CONTROL TRANSISTORS INCLUDING A HOLDING TRANSISTOR IN ONE PAIR DRIVEN BY CURRENT FROM ONE OF THE LEVEL SHIFTING TRANSISTORS WHEN SAID OSCILLATOR IS IN ONE OF ITS TWO CONDUCTIVE STATES AND A HOLDING TRANSISTOR IN THE OTHER PAIR DRIVEN BY CURRENT FROM THE OTHER LEVEL SHIFTING TRANSISTOR WHEN SAID OSCILLATOR IS SWITCHED TO THE OTHER OF ITS TWO CONDUCTIVE STATES; (B) FIRST AND SECOND IMPEDANCE MEANS CONNECTED RESPECTIVELY TO SAID FIRST AND SECOND LEVEL SHIFTING TRANSISTORS AND FURTHER CONNECTED BETWEEN A POINT OF REFERENCE POTENTIAL AND SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS FOR PROVIDING A CURRENT PATH TO SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS RESPECTIVELY, THE OTHER TRANSISTOR IN EACH PAIR CONTROL TRANSISTORS CONNECTABLE TO A SOURCE OF SWITCHING VOLTAGE AND ADAPTED TO BECOME BIASED INTO CONDUCTION AND DRAW CURRENT THROUGH ONE OF SAID FIRST AND SECOND IMPEDANCE MEANS RESPECTIVELY TO THEREBY CHANGE THE CONDUCTIVE STATE OF THE OSCILLATOR; AND (C) FIRST AND SECOND CURRENT SOURCES CONNECTED RESPECTIVELY BETWEEN SAID FIRST AND SECOND PAIRS OF CONTROL TRANSISTORS AND A VOLTAGE SUPPLY TERMINAL, SAID FIRST AND SECOND CURRENT SOURCES PROVIDING FIRST AND SECOND PATHS FOR CONSTANT CURRENT FROM A HOLDING TRANSISTOR IN EITHER SAID FIRST PAIR OF CONTROL TRANSISTORS OR SAID SECOND PAIR OF CONTROL TRANSISTORS WHEN SAID OSCILLATOR IS STABLE IN ONE OF ITS TWO CONDUCTIVE STATES.

References Cited (Backward Citations)

US3061799A Cited
US3077567A Cited
US3281715A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-07-10 1971-01-09 1971-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-07-10 1975-01-09 1975-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-07-10 1979-01-09 1979-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag