Patent US3328569A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3328569A Expired / Lapsed US ⏱️ 0.0 years remaining

Square root extracting network

Assignee: Elsag Bailey Inc
•
Filing: 1963-11-14
•
Granted: 1967-06-27
•
Expires: 1983-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jerome B Brewster

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:35
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/20; G01; G01F; G01F1/00; G01F1/05; G01F1/34; G01F1/36; G01F1/363

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 108 words
A SQUARE ROOT EXTRACTING NETWORK HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL, INPUT SIGNAL COMPENSATING MEANS, A DIFFERENCE AMPLIFIER HAVING TWO INPUT TERMINALS AND AN OUTPUT TERMINAL, AMPLIFIER MEANS COUPLED TO THE OUTPUT TERMINAL OF SAID DIFFERENCE AMPLIFIER AND HAVING AN OUTPUT TERMINAL COUPLED TO SAID NETWORK OUTPUT TERMINAL, AND A SQUARING CIRCUIT; SAID COMPENSATING MEANS COMPRISING A POTENTIAL MULTIPLIER STAGE AND A POTENTIAL ADDING STAGE CONNECTED BETWEEN SAID NETWORK INPUT TERMINAL AND ONE OF THE INPUT TERMINALS OF SAID DIFFERENTIAL AMPLIFIER AND SAID SQUARING CIRCUIT COMPRISING AN AUCTIONEER CIRCUIT HAVING A PAIR OF PNP TRANSISTORS, EACH HAVING AN INPUT TERMINAL AND EACH CONNECTED TO A COM-
Claim 2
Dependent Claim 108 words
A SQUARE ROOT EXTRACTING NETWORK HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL, INPUT SIGNAL COMPENSATING MEANS, A DIFFERENCE AMPLIFIER HAVING TWO INPUT TERMINALS AND AN OUTPUT TERMINAL, AMPLIFIER MEANS COUPLED TO THE OUTPUT TERMINAL OF SAID DIFFERENCE AMPLIFIER AND HAVING AN OUTPUT TERMINAL COUPLED TO SAID NETWORK OUTPUT TERMINAL, AND A SQUARING CIRCUIT; SAID COMPENSATING MEANS COMPRISING A POTENTIAL MULTIPLIER STAGE AND A POTENTIAL ADDING STAGE CONNECTED BETWEEN SAID NETWORK INPUT TERMINAL AND ONE OF THE INPUT TERMINALS OF SAID DIFFERENTIAL AMPLIFIER AND SAID SQUARING CIRCUIT COMPRISING AN AUCTIONEER CIRCUIT HAVING A PAIR OF PNP TRANSISTORS, EACH HAVING AN INPUT TERMINAL AND EACH CONNECTED TO A COM-

References Cited (Backward Citations)

US2605962A Cited
US2535257A Cited
US2702857A Cited
US2949546A Cited
US3043516A Cited
US3113274A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-06-26 1970-12-26 1971-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-06-26 1974-12-26 1975-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-06-26 1978-12-26 1979-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag