← Back to Patent Explorer
US3309246A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for making a high voltage semiconductor device

Assignee: Motorola Solutions Inc
•
Filing: 1965-10-24
•
Granted: 1967-03-14
•
Expires: 1985-10-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 John C Haenichen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 00:03
CPC Classifications
H; H10; H10D; H10D10/00; H10D8/00; H10D8/20; H10D8/25; H10D99/00; H10P; H10P14/00; H10P14/60; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/15; H10P32/17; H10P32/171; H10P95/00; Y; Y10; Y10S; Y10S148/00; Y10S148/037; Y10S148/043; Y10S148/053; Y10S148/062; Y10S148/118; Y10S438/00; Y10S438/914; Y10S438/92; Y10S438/965; Y10S438/981

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 380 words
IN THE METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WHICH HAS DESIRED REVERSE CURRENT AND BREAKDOWN VOLTAGE CHARACTERISTICS, (A) PROVIDING A SILICON SEMICONDUCTOR ELEMENT HAVING A FIRST REGION CONTAINING A FIRST IMPUIRTY WHICH IMPARTS A PREDETERMINED RESISTIVITY AND A PREDETERMINED CONDUCTIVITY TYPE TO SAID REGION, (B) FORMING A CHANNEL REGION AT THE TOP SURFACE OF SAID FIRST REGION WITH ONE FACE OF SAID CHANNEL REGION CONTIGUOUS WITH SAID FIRST REGION, SUCH CHANNEL REGION HAVING A SECOND IMPURITY THEREIN WHICH IMPARTS A CONDUCTIVITY TYPE OPPOSITE TO THAT OF SAID FIRST REGION AND A RESISTIVITY HIGHER THAN THAT OF SAID FIRST REGION, AND WHICH HAS A SEGREGATION COEFFICIENT SUCH THAT SAID SECOND IMPURITY SEGREGATES TO AT LEAST AS HIGH A CONCENTRATION IN A SILICON DIOXIDE INSULATING COATING THAT IS GROWN OVER THE ENTIRE TOP SURFACE OF SAID ELEMENT AS IN THE SILICON OF SAID CHANNEL REGION, WITH SAID CHANNEL REGION PREVENTING OXIDATION OF THE PORTION OF THE FIRST REGION CONTIGUOUS WITH SAID CHANNEL REGION DURING THE GROWTH OF AN INSULATING OXIDE COATING ON SAID TOP SURFACE TO MAINTAIN THE ORIGINAL RESISTIVITY OF SAID FIRST REGION, (C) GROWING AN INSULATING COATING OF SILICON DIOXIDE OVER THE ENTIRE TOP SURFACE OF SAID SEMICONDUCTOR ELEMENT IMMEDIATELY ABOVE SAID CHANNEL REGION, (D) FORMING AN OPENING IN SAID COATING DOWN TO THE SEMICONDUCTOR ELEMENT, (E) DIFFUSING THROUGH SAID OPENING AND SAID CHANNEL REGION INTO SAID FIRST REGION A SECOND REGION CONTAINING A THIRD IMPURITY AND EXTENDING UPWARDLY TO THE INSULATING COATING AND BEING OF OPPOSITE CONDUCTIVITY TYPE TO THAT OF SAID FIRST REGION, WITH A JUNCTION BEING FORMED AT THE INTERFACE OF SAID FIRST AND SECOND REGIONS, (F) GROWING AN INSULATING COATING OF SILICON DIOXIDE OVER THE ENTIRE TOP SURFACE OF SAID SEMICONDUCTOR ELEMENT, (G) FORMING AN OPENING IN SAID LATTER INSULATING COATING DOWN TO THE SEMICONCUDTOR ELEMENT, AND (H) FORMING A CHANNEL-INTERRUPTING REGION THROUGH SAID LATTER MEMTIONED OPEING WHICH EXTENDS DOWNWARDLY FROM SAID TOP SURFACE THROUGH SAID CHANNEL REGION INTO SAID FIRST REGION TO STRUCTURALLY BLOCK AND INTERRUPT SAID CHANNEL REGION OVER THE ENTIRE DEPTH THEREOF FROM SAID TOP SURFACE, WITH SAID CHANNEL-INTERRUPTING REGION SPACED LATERALLY AWAY AND SEPARATED FROM SAID SECOND REGION AND COMPLETELY SURROUNDING SAID SECOND REGION, AND BEING OF THE SAME CONDUCTIVITY TYPE AS THE FIRST REGION AND OF LOWER RESISTIVITY THAN THE SAME.
Claim 2
Dependent Claim 380 words
IN THE METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WHICH HAS DESIRED REVERSE CURRENT AND BREAKDOWN VOLTAGE CHARACTERISTICS, (A) PROVIDING A SILICON SEMICONDUCTOR ELEMENT HAVING A FIRST REGION CONTAINING A FIRST IMPUIRTY WHICH IMPARTS A PREDETERMINED RESISTIVITY AND A PREDETERMINED CONDUCTIVITY TYPE TO SAID REGION, (B) FORMING A CHANNEL REGION AT THE TOP SURFACE OF SAID FIRST REGION WITH ONE FACE OF SAID CHANNEL REGION CONTIGUOUS WITH SAID FIRST REGION, SUCH CHANNEL REGION HAVING A SECOND IMPURITY THEREIN WHICH IMPARTS A CONDUCTIVITY TYPE OPPOSITE TO THAT OF SAID FIRST REGION AND A RESISTIVITY HIGHER THAN THAT OF SAID FIRST REGION, AND WHICH HAS A SEGREGATION COEFFICIENT SUCH THAT SAID SECOND IMPURITY SEGREGATES TO AT LEAST AS HIGH A CONCENTRATION IN A SILICON DIOXIDE INSULATING COATING THAT IS GROWN OVER THE ENTIRE TOP SURFACE OF SAID ELEMENT AS IN THE SILICON OF SAID CHANNEL REGION, WITH SAID CHANNEL REGION PREVENTING OXIDATION OF THE PORTION OF THE FIRST REGION CONTIGUOUS WITH SAID CHANNEL REGION DURING THE GROWTH OF AN INSULATING OXIDE COATING ON SAID TOP SURFACE TO MAINTAIN THE ORIGINAL RESISTIVITY OF SAID FIRST REGION, (C) GROWING AN INSULATING COATING OF SILICON DIOXIDE OVER THE ENTIRE TOP SURFACE OF SAID SEMICONDUCTOR ELEMENT IMMEDIATELY ABOVE SAID CHANNEL REGION, (D) FORMING AN OPENING IN SAID COATING DOWN TO THE SEMICONDUCTOR ELEMENT, (E) DIFFUSING THROUGH SAID OPENING AND SAID CHANNEL REGION INTO SAID FIRST REGION A SECOND REGION CONTAINING A THIRD IMPURITY AND EXTENDING UPWARDLY TO THE INSULATING COATING AND BEING OF OPPOSITE CONDUCTIVITY TYPE TO THAT OF SAID FIRST REGION, WITH A JUNCTION BEING FORMED AT THE INTERFACE OF SAID FIRST AND SECOND REGIONS, (F) GROWING AN INSULATING COATING OF SILICON DIOXIDE OVER THE ENTIRE TOP SURFACE OF SAID SEMICONDUCTOR ELEMENT, (G) FORMING AN OPENING IN SAID LATTER INSULATING COATING DOWN TO THE SEMICONCUDTOR ELEMENT, AND (H) FORMING A CHANNEL-INTERRUPTING REGION THROUGH SAID LATTER MEMTIONED OPEING WHICH EXTENDS DOWNWARDLY FROM SAID TOP SURFACE THROUGH SAID CHANNEL REGION INTO SAID FIRST REGION TO STRUCTURALLY BLOCK AND INTERRUPT SAID CHANNEL REGION OVER THE ENTIRE DEPTH THEREOF FROM SAID TOP SURFACE, WITH SAID CHANNEL-INTERRUPTING REGION SPACED LATERALLY AWAY AND SEPARATED FROM SAID SECOND REGION AND COMPLETELY SURROUNDING SAID SECOND REGION, AND BEING OF THE SAME CONDUCTIVITY TYPE AS THE FIRST REGION AND OF LOWER RESISTIVITY THAN THE SAME.

References Cited (Backward Citations)

US2462218A Cited
US3085033A Cited
US3165811A Cited
US3183129A Cited
US3183128A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-03-13 1970-09-12 1971-03-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-03-13 1974-09-12 1975-03-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-03-13 1978-09-12 1979-03-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag