Patent US3304542A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3304542A Expired / Lapsed US ⏱️ 0.0 years remaining

Special code tape reading system

Assignee: Honeywell Inc
•
Filing: 1963-09-06
•
Granted: 1967-02-14
•
Expires: 1983-09-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 David R Sutton
  • 👤 Richard B Lawrance
  • 👤 Douglas B Ayres

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 08:49
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1423

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 351 words
APPARATUS FOR READING OUT A PLURALITY OF CHANNELS OF A MAGNETIC STORAGE MEDIUM, EACH CHANNEL HAVING MAGNETIC INDICIA SERIALLY RECORDED IN ADJACENT CELLS, SAID INDICIA BEING RESPECTIVELY REPRESENTATIVE OF ONE OF FOUR POSSIBLE COMBINATIONS OF A PAIR OF BINARY DIGITS, EACH OF SAID MAGNETIC INDICIA INCLUDING A FIRST POLARITY REVERSAL DEFINING THE BOUNDARY BETWEEN THE PRESENT AND THE PRECEDING CELLS AND A SECOND OPPOSITELY DIRECTED POLARITY REVERSAL SPACED FROM SAID FIRST POLARITY REVERSAL A DISTANCE CHARACTERISTIC OF THE DIGIT COMBINATION REPRESENTED, COMPRISING FOR EACH CHANNEL A MAGNETIC READ HEAD POSITIONED AT A READOUT STATION, AMPLIFYING AND PEAK DETECTION MEANS COUPLED TO SAID READ HEAD, A FIRST FLIP-FLOP CIRCUIT CONNECTED TO SAID LAST-RECITED MEANS TO PROVIDE A RESPONSIVE BILEVEL DATA SIGNAL HAVING TRANSISTIONS CORRESPONDING TO SAID POLARITY REVERSALS, A CLOCK CIRCUIT COUPLED TO SAID FIRST FLIP-FLOP CIRCUIT ADAPTED TO PROVIDE TIMING SIGNALS, FIRST, SECOND AND THIRD INTEGRATING CIRCUITS HAVING DIFFERENT RATES OF RISE AND FALL, MEANS FOR SIMULTANEOUSLY ENERGIZING EACH OF SAID LASTRECITED CIRCUITS FROM SAID FIRST FLIP-FLOP CIRCUIT TO PROVIDE SEPARATE INTEGRATION SIGNALS, MEANS FOR TERMINATING SAID INTEGRATION SIGNALS WITH SAID TIMING SIGNALS, FIRST, SECOND AND THIRD CROSSOVER DETECTION MEANS RESPECTIVELY COUPLED TO CORRESPONDING ONES OF SAID INTEGRATING CIRCUITS AND ADAPTED TO PROVIDE DIRECT AND INVERTED OUTPUT SIGNALS DISPLAYING A CHANGE OF SIGNAL LEVELS IN RESPONSE TO EACH DETECTED CROSSOVER, DECODING MEANS RESPONSIVE TO A FIRST SET OF SAID DIRECT AND INVERTED OUTPUT SIGNALS TO DERIVE A PAIR OF SIGNALS JOINTLY REPRESENTATIVE OF THE BINARY DIGIT PAIR WHICH CORRESPONDS TO THE MAGNETIC INDICIA READ OUT FOR SAID CHANNEL, DETECTION MEANS RESPONSIVE TO A SECOND SET OF SAID DIRECT AND INVERTED OUTPUT SIGNALS TO DERIVE A SIGNAL INDICATIVE OF THE VALIDITY OF SAID FIRST SET OF OUTPUT SIGNALS, MEANS FOR APPLYING SAID OUTPUT SIGNALS TO SAID DECODING AND DETECTION MEANS RESPECTIVELY IN SYNCHRONISM WITH SAID TIMING SIGNALS, BUFFERING MEANS CONNECTED TO RECEIVE VALIDITY INDICATION SIGNALS DERIVED FROM ALL OF SAID CHANNELS TO PROVIDE A SINGLE RESPONSIVE SIGNAL, A REGISTER, AND MEANS FOR SEPARATELY STORING RESPECTIVE SIGNAL PAIRS DERIVED FROM ALL OF SAID CHANNELS IN SAID REGISTER IN ASSOCIATION WITH SAID SINGLE SIGNAL.

References Cited (Backward Citations)

US2887674A Cited
US2951222A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-02-13 1970-08-15 1971-02-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-02-13 1974-08-15 1975-02-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-02-13 1978-08-15 1979-02-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag