Patent US3303356A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3303356A Expired / Lapsed US ⏱️ 0.0 years remaining

Sharp rise and fall time pulse generator employing two sequentially gated avalanche transistors

Assignee: National Semiconductor Corp
•
Filing: 1964-01-17
•
Granted: 1967-02-07
•
Expires: 1984-01-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Brian H Bell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 22:16
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/335; Y; Y10; Y10T; Y10T74/00; Y10T74/19; Y10T74/19642; Y10T74/19679

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 239 words
IN A GENERATOR FOR DEVELOPING A PULSATING ELECTRICAL OUTPUT SIGNAL, FIRST SEMICONDUCTOR CIRCUIT MEANS INCLUDING AT LEAST ONE S-NEGATIVE RESISTANCE SEMICONDUCTOR CIRCUIT ELEMENT FOR INITIATING EACH PULSE OF SAID PULSATING OUTPUT SIGNAL, AND SECOND SEMICONDUCTOR CIRCUIT MEANS CONNECTED TO SAID FIRST SEMICONDUCTOR CIRCUIT MEANS AND INCLUDING AT LEAST ONE OTHER S-NEGATIVE RESISTANCE SEMICONDUCTOR CIRCUIT ELEMENT FOR TERMINATING A PULSE OF SAID PULSATING OUTPUT SIGNAL, EACH OF SAID S-NEGATIVE SEMICONDUCTOR CIRCUIT ELEMENTS BEING CAPABLE OF BEING SWITCHED INTO CONDUCTION BY MEANS OF AN ELECTRICAL GATING PULSE, EACH OF SAID INITIATING AND TERMINATING CIRCUIT MEANS INCLUDING AN ELECTRICAL CHARGE STORAGE DEVICE AND AN IMPEDANCE ELEMENT, SAID STORAGE DEVICE BEING CONNECTED SO AS TO DISCHARGE THROUGH SAID S-NEGATIVE CIRCUIT ELEMENT AND SAID IMPEDANCE ELEMENT WHEN SAID S-NEGATIVE ELEMENT IS SWITCHED INTO CONDUCTION, AND MEANS FOR INTERCONNECTING SAID INITIATING AND TERMINATING CIRCUIT MEANS, DEVELOPING AN ELECTRICAL SIGNAL IN RESPONSE TO THE SWITCHING INTO CONDUCTION OF SAID OTHER S-NEGATIVE CIRCUIT ELEMENT IN SAID TERMINATING CIRCUIT MEANS, AND APPLYING SAID DEVELOPED SIGNAL TO SAID INITIATING CIRCUIT MEANS SO AS TO SWITCH SAID ONE S-NEGATIVE CIRCUIT ELEMENT INTO A NON-CONDUCTING STATE AND SUBSTANTIALLY TERMINATE A PULSE OF SAID OUTPUT SIGNAL, THE DISCHARGE TIMECONSTANT OF THE ELECTRICAL CHARGE STORAGE DEVICE AND IMPEDANCE ELEMENT FORMING A PART OF SAID SECOND SEMICONDUCTOR CIRCUIT MEANS BEING SUBSTANTIALLY LOWER THAN THE DISCHARGED TIME-CONSTANT OF THE ELECTRICAL CHARGE STORAGE DEVICE AND IMPEDANCE ELEMENT FORMING A PART OF SAID FIRST SEMICONDUCTOR CIRCUIT MEANS.
Claim 2
Dependent Claim 239 words
IN A GENERATOR FOR DEVELOPING A PULSATING ELECTRICAL OUTPUT SIGNAL, FIRST SEMICONDUCTOR CIRCUIT MEANS INCLUDING AT LEAST ONE S-NEGATIVE RESISTANCE SEMICONDUCTOR CIRCUIT ELEMENT FOR INITIATING EACH PULSE OF SAID PULSATING OUTPUT SIGNAL, AND SECOND SEMICONDUCTOR CIRCUIT MEANS CONNECTED TO SAID FIRST SEMICONDUCTOR CIRCUIT MEANS AND INCLUDING AT LEAST ONE OTHER S-NEGATIVE RESISTANCE SEMICONDUCTOR CIRCUIT ELEMENT FOR TERMINATING A PULSE OF SAID PULSATING OUTPUT SIGNAL, EACH OF SAID S-NEGATIVE SEMICONDUCTOR CIRCUIT ELEMENTS BEING CAPABLE OF BEING SWITCHED INTO CONDUCTION BY MEANS OF AN ELECTRICAL GATING PULSE, EACH OF SAID INITIATING AND TERMINATING CIRCUIT MEANS INCLUDING AN ELECTRICAL CHARGE STORAGE DEVICE AND AN IMPEDANCE ELEMENT, SAID STORAGE DEVICE BEING CONNECTED SO AS TO DISCHARGE THROUGH SAID S-NEGATIVE CIRCUIT ELEMENT AND SAID IMPEDANCE ELEMENT WHEN SAID S-NEGATIVE ELEMENT IS SWITCHED INTO CONDUCTION, AND MEANS FOR INTERCONNECTING SAID INITIATING AND TERMINATING CIRCUIT MEANS, DEVELOPING AN ELECTRICAL SIGNAL IN RESPONSE TO THE SWITCHING INTO CONDUCTION OF SAID OTHER S-NEGATIVE CIRCUIT ELEMENT IN SAID TERMINATING CIRCUIT MEANS, AND APPLYING SAID DEVELOPED SIGNAL TO SAID INITIATING CIRCUIT MEANS SO AS TO SWITCH SAID ONE S-NEGATIVE CIRCUIT ELEMENT INTO A NON-CONDUCTING STATE AND SUBSTANTIALLY TERMINATE A PULSE OF SAID OUTPUT SIGNAL, THE DISCHARGE TIMECONSTANT OF THE ELECTRICAL CHARGE STORAGE DEVICE AND IMPEDANCE ELEMENT FORMING A PART OF SAID SECOND SEMICONDUCTOR CIRCUIT MEANS BEING SUBSTANTIALLY LOWER THAN THE DISCHARGED TIME-CONSTANT OF THE ELECTRICAL CHARGE STORAGE DEVICE AND IMPEDANCE ELEMENT FORMING A PART OF SAID FIRST SEMICONDUCTOR CIRCUIT MEANS.

References Cited (Backward Citations)

US3126489A Cited
US3047819A Cited
US3025411A Cited
US3173020A Cited
US3105160A Cited
US3223854A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-02-06 1970-08-08 1971-02-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-02-06 1974-08-08 1975-02-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-02-06 1978-08-08 1979-02-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag