Patent US3287652A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3287652A Expired / Lapsed US ⏱️ 0.0 years remaining

Push-pull amplifier circuit having an inductive load and method for obtaining a symmetrical gain

Assignee: Individual
•
Filing: 1964-03-27
•
Granted: 1966-11-22
•
Expires: 1984-03-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Bert K Erickson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 14:09
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/26

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 136 words
A SINGLE ENDED PUSH-PULL AMPLIFIER CIRCUIT FOR DRIVING AN INDUCTIVE LOAD COMPRISING: A FIRST AND SECOND TRANSISTOR OF LIKE TYPE EACH HAVING A COLLECTOR, EMITTER, AND BASE; AN INDUCTIVE LOAD CONNECTED TO THE COLLECTOR OF SAID FIRST AND SECOND TRANSISTOR; A SUPPLY VOLTAGE SOURCE CONNECTED AT THE MIDPOINT OF SAID INDUCTIVE LOAD; A THIRD TRANSISTOR HAVING A COLLECTOR, EMITTER AND BASE FOR INVERTING ONE HALF OF THE INDUCTIVE LOAD, ONE HALF OF THE INDUCTIVE LOAD BEING CONNECTED TO THE THIRD RESISTOR IN A COMMON EMITTER CONFIGURATION AND THE OTHER HALF BEING CONNECTED IN A COMMON BASE CONFIGURATON WITH THE EMITTER AND BASE BEING RESISTIVELY CONNECTED TO THE COLLECTORS OF THE FIRST END SECOND TRANSISTORS; AND A LOAD RESISTOR CONNECTED TO THE MIDPOINT OF SAID LOAD AND TO SAID THIRD TRANSISTOR FOR DEVELOPING A SINGLE ENDED OUTPUT.
Claim 2
Dependent Claim 136 words
A SINGLE ENDED PUSH-PULL AMPLIFIER CIRCUIT FOR DRIVING AN INDUCTIVE LOAD COMPRISING: A FIRST AND SECOND TRANSISTOR OF LIKE TYPE EACH HAVING A COLLECTOR, EMITTER, AND BASE; AN INDUCTIVE LOAD CONNECTED TO THE COLLECTOR OF SAID FIRST AND SECOND TRANSISTOR; A SUPPLY VOLTAGE SOURCE CONNECTED AT THE MIDPOINT OF SAID INDUCTIVE LOAD; A THIRD TRANSISTOR HAVING A COLLECTOR, EMITTER AND BASE FOR INVERTING ONE HALF OF THE INDUCTIVE LOAD, ONE HALF OF THE INDUCTIVE LOAD BEING CONNECTED TO THE THIRD RESISTOR IN A COMMON EMITTER CONFIGURATION AND THE OTHER HALF BEING CONNECTED IN A COMMON BASE CONFIGURATON WITH THE EMITTER AND BASE BEING RESISTIVELY CONNECTED TO THE COLLECTORS OF THE FIRST END SECOND TRANSISTORS; AND A LOAD RESISTOR CONNECTED TO THE MIDPOINT OF SAID LOAD AND TO SAID THIRD TRANSISTOR FOR DEVELOPING A SINGLE ENDED OUTPUT.
Claim 3
Independent Claim 167 words
A METHOD OF PRODUCING A SYMMETRICAL GAIN FROM A PUSH-PULL AMPLIFIER HAVING A SINGLE ENDED FORM WHILE OBTAINING A FEEDBACK SIGNAL FOR DRIVING AN INDUCTIVE LOAD COMPRISING: CONNECTING AN INDUCTIVE LOAD TO THE COLLECTORS OF THE PUSH-PULL TRANSISTORS WITH A SUPPLY VOLTAGE SOURCE AT THE MIDPOINT OF THE INDUCTIVE LOAD; CONNECTING A LOAD RESISTOR BETWEEN THE SUPPLY VOLTAGE SOURCE AND THE COLLECTOR OF AN INVERTING TRANSISTOR ONE HALF OF THE INDUCTIVE LOAD BEING CONNECTED TO THE INVERTER TRANSISTOR IN A COMMON EMITTER CONFIGURATION AND THE OTHER HALF BEING CONNECTED IN A COMMON BASE CONFIGURATION; CONNECTING BIASING RESISTORS TO THE EMITTER AND BASE OF THE INVERTER TRANSISTOR ONE BIASING RESISTOR BEING VARIABLE AND THE OTHER BEING FIXED; AND BALANCING THE AMPLIFIER CIRCUIT TO OBTAIN A SYMMETRICAL GAIN BY DISCONNECTING THE FIXED BIASING RESISTOR AT ONE END OF THE INDUCTIVE LOAD, CONNECTING THE FIXED BIASING RESISTOR TO THE OPPOSITE END OF THE INDUCTIVE LOAD, AND ADJUSTING A VARIABLE BIASING RESISTOR TO CREATE A NULL VALUE AT THE LOAD RESISTOR.
Claim 4
Independent Claim 167 words
A METHOD OF PRODUCING A SYMMETRICAL GAIN FROM A PUSH-PULL AMPLIFIER HAVING A SINGLE ENDED FORM WHILE OBTAINING A FEEDBACK SIGNAL FOR DRIVING AN INDUCTIVE LOAD COMPRISING: CONNECTING AN INDUCTIVE LOAD TO THE COLLECTORS OF THE PUSH-PULL TRANSISTORS WITH A SUPPLY VOLTAGE SOURCE AT THE MIDPOINT OF THE INDUCTIVE LOAD; CONNECTING A LOAD RESISTOR BETWEEN THE SUPPLY VOLTAGE SOURCE AND THE COLLECTOR OF AN INVERTING TRANSISTOR ONE HALF OF THE INDUCTIVE LOAD BEING CONNECTED TO THE INVERTER TRANSISTOR IN A COMMON EMITTER CONFIGURATION AND THE OTHER HALF BEING CONNECTED IN A COMMON BASE CONFIGURATION; CONNECTING BIASING RESISTORS TO THE EMITTER AND BASE OF THE INVERTER TRANSISTOR ONE BIASING RESISTOR BEING VARIABLE AND THE OTHER BEING FIXED; AND BALANCING THE AMPLIFIER CIRCUIT TO OBTAIN A SYMMETRICAL GAIN BY DISCONNECTING THE FIXED BIASING RESISTOR AT ONE END OF THE INDUCTIVE LOAD, CONNECTING THE FIXED BIASING RESISTOR TO THE OPPOSITE END OF THE INDUCTIVE LOAD, AND ADJUSTING A VARIABLE BIASING RESISTOR TO CREATE A NULL VALUE AT THE LOAD RESISTOR.

References Cited (Backward Citations)

US2266531A Cited
US2221398A Cited
US2296920A Cited
US3068420A Cited
US3185932A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-11-21 1970-05-23 1970-11-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-11-21 1974-05-23 1974-11-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-11-21 1978-05-23 1978-11-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag