← Back to Patent Explorer
US3283255A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase modulation system for reading particular information

Assignee: Unisys Corp
•
Filing: 1962-07-05
•
Granted: 1966-11-01
•
Expires: 1982-07-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 George R Cogar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 02:20
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 130 words
IN COMBINATION WITH A SYSTEM WHEREIN INFORMATION IS CONVERTED INTO A SERIES OF PULSE SIGNALS INCLUDING EQUALLY SPACED SIGNIFICANT PULSES REPRESENTING INFORMATION AND NON-SIGNIFICANT PULSES, THE TIME BETWEEN CONSECUTIVE SIGINIFICANT PULSES BEING EQUAL TO ONE FULL SIGNAL PERIOD, A TRIGGERABLE DELAY FLOP CIRCUIT FOR PRODUCING AN INHIBIT SIGNAL ADAPTED TO BE TRIGGERED BY A PLUSE SIGNAL, SAID INHIBIT SIGNAL BEING OF A DURATION MORE THAN ONE HALF AND LESS THAN A FULL SIGNAL PERIOD, MEANS FOR APPLYING SAID SERIES OF PULSE SIGNALS TO SAID DELAY FLOP CIRCUIT, A FIRST MEANS FOR INHIBITING SAID NON-SIGNIFICANT PULSES FOR A PREDETERMINED TIMED PERIOD WHEREBY SAID DELAY FLOP CIRCUIT IS TRIGGERED BY THE PULSES REPRESENTING SAID SIGNIFICANT SIGNALS, AND MEANS FOR APPLYING SAID INHIBIT SIGNAL FROM SAID FLOP CIRCUIT TO INHIBIT SAID NON-SIGNIFICANT PULSES.
Claim 2
Dependent Claim 130 words
IN COMBINATION WITH A SYSTEM WHEREIN INFORMATION IS CONVERTED INTO A SERIES OF PULSE SIGNALS INCLUDING EQUALLY SPACED SIGNIFICANT PULSES REPRESENTING INFORMATION AND NON-SIGNIFICANT PULSES, THE TIME BETWEEN CONSECUTIVE SIGINIFICANT PULSES BEING EQUAL TO ONE FULL SIGNAL PERIOD, A TRIGGERABLE DELAY FLOP CIRCUIT FOR PRODUCING AN INHIBIT SIGNAL ADAPTED TO BE TRIGGERED BY A PLUSE SIGNAL, SAID INHIBIT SIGNAL BEING OF A DURATION MORE THAN ONE HALF AND LESS THAN A FULL SIGNAL PERIOD, MEANS FOR APPLYING SAID SERIES OF PULSE SIGNALS TO SAID DELAY FLOP CIRCUIT, A FIRST MEANS FOR INHIBITING SAID NON-SIGNIFICANT PULSES FOR A PREDETERMINED TIMED PERIOD WHEREBY SAID DELAY FLOP CIRCUIT IS TRIGGERED BY THE PULSES REPRESENTING SAID SIGNIFICANT SIGNALS, AND MEANS FOR APPLYING SAID INHIBIT SIGNAL FROM SAID FLOP CIRCUIT TO INHIBIT SAID NON-SIGNIFICANT PULSES.

References Cited (Backward Citations)

US2769086A Cited
US2824228A Cited
US2986649A Cited
US3007115A Cited
US3145309A Cited
US3209268A Cited
US3159793A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-10-31 1970-05-02 1970-11-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-10-31 1974-05-02 1974-11-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-10-31 1978-05-02 1978-11-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag