Patent US3260859A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3260859A Expired / Lapsed US ⏱️ 0.0 years remaining

Selectively controlled shunt transistor controlling conduction of series transistor and signal transmission

Assignee: Individual
•
Filing: 1963-09-19
•
Granted: 1966-07-12
•
Expires: 1983-09-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Dessoulavy Roger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:58
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/62; H03K17/6257; H03K5/00; H03K5/15; H03K5/15013

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 157 words
ELECTRONIC SWITCHING AND CIRCUIT INTERRUPTING NETWORK FOR GOVERNING THE APPLICATION OF A VOLTAGE THROUGH A LINE HAVING A POTENTIAL RELATIVE TO A LINE REFERENCE POTENTIAL, COMPRISING: A FIRST TRANSISTOR HAVING ITS EMITTER-COLLECTOR PATH INSERTED IN SAID LINE TO BE GOVERNED; A FIRST CONTROL VOLTAGE SOURCE RESISTIVELY CONNECTED TO THE BASE AND ONE OF THE COLLECTOR AND EMITTER ELECTRODES OF SAID FIRST TRANSISTOR; A SECOND TRANSISTOR; A SOURCE OF FIXED VOLTAGE POTENTIAL CONNECTED IN SERIES CIRCUIT CONNECTION TO THE EMITTER-COLLECTOR PATH OF SAID SECOND TRANSISTOR, SAID SERIES CIRCUIT CONNECTION BEING CONNECTED BETWEEN SAID BASE OF SAID FIRST TRANSISTOR AND SAID REFERENCE LINE; AND A SECOND CONTROL VOLTAGE CONNECTED BETWEEN SAID REFERENCE LINE AND THE BASE OF SAID SECOND TRANSISTOR, SAID FIRST AND SECOND CONTROL VOLTAGES CONNECTED TO RESPECTIVELY RENDER AND FIRST AND SECOND TRANSISTOR SELECTIVELY CONDUCTIVE AND NONCONDUCTIVE, WHEREBY SAID SECOND TRANSISTOR WHEN CONDUCTIVE, OVERRIDES THE CONTROL EFFECT OF SAID FIRST CONTROL VOLTAGE AND BLOCKS SAID FIRST TRANSISTOR.
Claim 2
Dependent Claim 157 words
ELECTRONIC SWITCHING AND CIRCUIT INTERRUPTING NETWORK FOR GOVERNING THE APPLICATION OF A VOLTAGE THROUGH A LINE HAVING A POTENTIAL RELATIVE TO A LINE REFERENCE POTENTIAL, COMPRISING: A FIRST TRANSISTOR HAVING ITS EMITTER-COLLECTOR PATH INSERTED IN SAID LINE TO BE GOVERNED; A FIRST CONTROL VOLTAGE SOURCE RESISTIVELY CONNECTED TO THE BASE AND ONE OF THE COLLECTOR AND EMITTER ELECTRODES OF SAID FIRST TRANSISTOR; A SECOND TRANSISTOR; A SOURCE OF FIXED VOLTAGE POTENTIAL CONNECTED IN SERIES CIRCUIT CONNECTION TO THE EMITTER-COLLECTOR PATH OF SAID SECOND TRANSISTOR, SAID SERIES CIRCUIT CONNECTION BEING CONNECTED BETWEEN SAID BASE OF SAID FIRST TRANSISTOR AND SAID REFERENCE LINE; AND A SECOND CONTROL VOLTAGE CONNECTED BETWEEN SAID REFERENCE LINE AND THE BASE OF SAID SECOND TRANSISTOR, SAID FIRST AND SECOND CONTROL VOLTAGES CONNECTED TO RESPECTIVELY RENDER AND FIRST AND SECOND TRANSISTOR SELECTIVELY CONDUCTIVE AND NONCONDUCTIVE, WHEREBY SAID SECOND TRANSISTOR WHEN CONDUCTIVE, OVERRIDES THE CONTROL EFFECT OF SAID FIRST CONTROL VOLTAGE AND BLOCKS SAID FIRST TRANSISTOR.
Claim 3
Dependent Claim 228 words
ELECTRONIC SWITCHING AND CONTROL NETWORK FOR APPLYING VOLTAGES FROM A PLURALITY CHANNEL LINES TO A COMMON COMPARATOR INPUT LINE, THERE BEING A COMMON REFERENCE LINE, THE COMBINATION COMPRISING: A PLURALITY OF FIRST TRANSISTORS, ONE FOR EACH OF SAID PLURALITY OF CHANNEL LINES, SAID FIRST TRANSISTORS EACH HAVING ONE OF THEIR COLLECTOR AND EMITTER ELECTRODES CONNECTED TO SAID COMMON INPUT LINE, WHILE THE OTHER ONE OF SAID COLLECTOR AND EMITTER ELECTRODES CONNECTS TO THE RESPECTIVE CHANNEL LINE; A COMMON SOURCE OF CLOCK PULSES; A TRANSFORMER HAVING ITS PRIMARY WINDING CONNECTED TO SAID SOURCE OF CLOCK PULSES AND HAVING A PLURALITY OF SECONDARY WINDINGS, ONE FOR EACH OF SAID FIRST TRANSISTORS; RESISTIVE MEANS FOR RESPECTIVELY CONNECTING SAID SECONDARY WINDINGS TO THE BASE ELECTRODES AND SAID OTHER ELECTRODES OF SAID FIRST TRANSISTORS; A SECOND TRANSISTOR FOR EACH FIRST TRANSISTOR; A SOURCE OF FIXED VOLTAGE CONNECTED TO THE EMITTER COLLECTOR PATH OF EACH SECOND TRANSISTOR, EACH SAID SECOND TRANSISTOR WITH FIXED VOLTAGE SOURCE CONNECTED TO THE BASE OF ONE FIRST TRANSISTOR AND SAID REFERENCE LINE; AND A SECOND CONTROL VOLTAGE CONNECTED BETWEEN SAID REFERENCE LINE AND THE BASE OF EACH SAID SECOND TRANSISTORS, SAID FIRST AND SECOND CONTROL VOLTAGES CONNECTED TO RESPECTIVELY RENDER SAID FIRST AND SECOND TRANSISTOR SELECTIVELY CONDUCTIVE AND NONCONDUCTIVE, WHEREBY SAID SECOND TRANSISTOR WHEN CONDUCTIVE, OVERRIDES THE CONTROL EFFECT OF SAID FIRST CONTROL VOLRAGE AND BLOCKS SAID FIRST TRANSISTOR.
Claim 4
Dependent Claim 228 words
ELECTRONIC SWITCHING AND CONTROL NETWORK FOR APPLYING VOLTAGES FROM A PLURALITY CHANNEL LINES TO A COMMON COMPARATOR INPUT LINE, THERE BEING A COMMON REFERENCE LINE, THE COMBINATION COMPRISING: A PLURALITY OF FIRST TRANSISTORS, ONE FOR EACH OF SAID PLURALITY OF CHANNEL LINES, SAID FIRST TRANSISTORS EACH HAVING ONE OF THEIR COLLECTOR AND EMITTER ELECTRODES CONNECTED TO SAID COMMON INPUT LINE, WHILE THE OTHER ONE OF SAID COLLECTOR AND EMITTER ELECTRODES CONNECTS TO THE RESPECTIVE CHANNEL LINE; A COMMON SOURCE OF CLOCK PULSES; A TRANSFORMER HAVING ITS PRIMARY WINDING CONNECTED TO SAID SOURCE OF CLOCK PULSES AND HAVING A PLURALITY OF SECONDARY WINDINGS, ONE FOR EACH OF SAID FIRST TRANSISTORS; RESISTIVE MEANS FOR RESPECTIVELY CONNECTING SAID SECONDARY WINDINGS TO THE BASE ELECTRODES AND SAID OTHER ELECTRODES OF SAID FIRST TRANSISTORS; A SECOND TRANSISTOR FOR EACH FIRST TRANSISTOR; A SOURCE OF FIXED VOLTAGE CONNECTED TO THE EMITTER COLLECTOR PATH OF EACH SECOND TRANSISTOR, EACH SAID SECOND TRANSISTOR WITH FIXED VOLTAGE SOURCE CONNECTED TO THE BASE OF ONE FIRST TRANSISTOR AND SAID REFERENCE LINE; AND A SECOND CONTROL VOLTAGE CONNECTED BETWEEN SAID REFERENCE LINE AND THE BASE OF EACH SAID SECOND TRANSISTORS, SAID FIRST AND SECOND CONTROL VOLTAGES CONNECTED TO RESPECTIVELY RENDER SAID FIRST AND SECOND TRANSISTOR SELECTIVELY CONDUCTIVE AND NONCONDUCTIVE, WHEREBY SAID SECOND TRANSISTOR WHEN CONDUCTIVE, OVERRIDES THE CONTROL EFFECT OF SAID FIRST CONTROL VOLRAGE AND BLOCKS SAID FIRST TRANSISTOR.

References Cited (Backward Citations)

US2829281A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-07-11 1970-01-10 1970-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-07-11 1974-01-10 1974-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-07-11 1978-01-10 1978-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag