Patent US3238472A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3238472A Expired / Lapsed US ⏱️ 0.0 years remaining

Double sideband modulator circuit transmitting suppressed carrier or partial carriersignals

Assignee: Telephone and Electrical Inddustries Pty Ltd
•
Filing: 1963-04-02
•
Granted: 1966-03-01
•
Expires: 1983-04-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Crompton-Couvela Denys Roland

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:52
CPC Classifications
H; H03; H03C; H03C1/00; H03C1/52; H03C1/54; H03C1/56; H03C1/58

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
A CARRIER FREQUENCY MODULATION SYSTEM COMPRISING, IN COMBINATION, MEANS WHEREIN A CARRIER SIGNAL IS FED TO A HYBRID NETWORK WHICH SPLITS THE SIGNAL ALONG TWO ROUTES, ONE OF SAID ROUTES PASSING THROUGH TWO DIODES IN PARALLEL, EACH OF SAID DIODES HAVING ITS CATHODE INTERCONNECTED TO THE ANODE OF THE OTHER BY ANOTHER DIODE POLED FOR CONDUCTION FROM SAID CATHODES TO SAID ANODES, RESPECTIVELY, AND THE OTHER OF SAID ROUTES PASSING THROUGH A PAIR OF PARALLEL RESISTORS SUCH THAT THE SIGNAL PASSED BY THE TWO CATHODES OF SAID FIRST-MENTIONED DIODES AND THE SIGNAL PASSED BY SAID PARALLEL RESISTORS ARE FED TO A SECOND HYBRID NETWORK IN WHICH THEY ARE COMBINED TO FORM A COMPOSITE OUTPUT SIGNAL COMPRISING SIDEBANDS AND A PORTION OF THE CARRIER.
Claim 2
Dependent Claim 123 words
A CARRIER FREQUENCY MODULATION SYSTEM COMPRISING, IN COMBINATION, MEANS WHEREIN A CARRIER SIGNAL IS FED TO A HYBRID NETWORK WHICH SPLITS THE SIGNAL ALONG TWO ROUTES, ONE OF SAID ROUTES PASSING THROUGH TWO DIODES IN PARALLEL, EACH OF SAID DIODES HAVING ITS CATHODE INTERCONNECTED TO THE ANODE OF THE OTHER BY ANOTHER DIODE POLED FOR CONDUCTION FROM SAID CATHODES TO SAID ANODES, RESPECTIVELY, AND THE OTHER OF SAID ROUTES PASSING THROUGH A PAIR OF PARALLEL RESISTORS SUCH THAT THE SIGNAL PASSED BY THE TWO CATHODES OF SAID FIRST-MENTIONED DIODES AND THE SIGNAL PASSED BY SAID PARALLEL RESISTORS ARE FED TO A SECOND HYBRID NETWORK IN WHICH THEY ARE COMBINED TO FORM A COMPOSITE OUTPUT SIGNAL COMPRISING SIDEBANDS AND A PORTION OF THE CARRIER.

References Cited (Backward Citations)

US2432390A Cited
US2455732A Cited
US2820949A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-02-28 1969-08-30 1970-03-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-02-28 1973-08-30 1974-03-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-02-28 1977-08-30 1978-03-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag