Patent US3223978A successfully refreshed from Google Patents.
US3223978A
Expired / Lapsed
US
⏱️ 0.0 years remaining
End marking switch matrix utilizing negative impedance crosspoints
Assignee: Radiation Inc
•
Filing: 1962-06-08
•
Granted: 1965-12-14
•
Expires: 1982-06-08
Abstract
No abstract record available.
Inventors
- 👤 Robert J Johnson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 16:35
CPC Classifications
H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/52; H04Q3/521; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/70
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
182 words
IN A MATRIX, A ROUTE OF ZERO POTENTIAL DIFFERENCE BETWEEN AN INPUT AND OUTPUT TERMINAL COMPRISING: FIRST, SECOND, AND THIRD ELEMENTS EACH HAVING A SUBSTANTIALLY NONCONDUCTIVE STATE, A NEGATIVE IMPEDANCE STATE AND A POSITIVE IMPEDANCE STATE, SAID ELEMENTS BEING CONNECTED IN SERIES BETWEEN SAID INPUT AND OUTPUT TERMINALS, SAID ELEMENTS NORMALLY BEING IN SAID NON-CONDUCTIVE STATE, EACH OF SAID ELEMENTS BEING ACTIVATED THROUGH SAID NEGATIVE IMPEDANCE STATE INTO SAID POSITIVE IMPEDANCE STATE ONLY WHEN THE VOLTAGE APPLIED THERETO EXCEEDS A PREDETERMINED AMPLITUDE; MEANS CONNECTED ACROSS SAID FIRST ELEMENT FOR PROVIDING A FIRST VOLTAGE THERETO IN EXCESS OF SAID PREDETERMINED AMPLITUDE TO THEREBY ACTIVATE SAID FIRST ELEMENT INTO SAID POSITIVE IMPEDANCE STATE; MEANS CONNECTED ACROSS SAID THIRD ELEMENT FOR PROVIDING A SECOND VOLTAGE THERETO IN EXCESS OF SAID PREDETERMINED AMPLITUDE TO THEREBY ACTIVATE SAID THIRD ELEMENT INTO SAID POSITIVE IMPEDANCE STATE; SAID FIRST AND SECOND VOLTAGES BEING OF SUBSTANTIALLY EQUAL MAGNITUDE BUT OF OPPOSITE POLARITY; SAID SECOND ELEMENT BEING ACTIVATED INTO SAID POSITIVE IMPEDANCE STATE ONLY IN RESPONSE TO THE SIMULTANEOUS ACTIVATION OF SAID FIRST AND THIRD ELEMENTS INTO THE POSITIVE IMPEDANCE STATE.
Claim 2
Dependent Claim
182 words
IN A MATRIX, A ROUTE OF ZERO POTENTIAL DIFFERENCE BETWEEN AN INPUT AND OUTPUT TERMINAL COMPRISING: FIRST, SECOND, AND THIRD ELEMENTS EACH HAVING A SUBSTANTIALLY NONCONDUCTIVE STATE, A NEGATIVE IMPEDANCE STATE AND A POSITIVE IMPEDANCE STATE, SAID ELEMENTS BEING CONNECTED IN SERIES BETWEEN SAID INPUT AND OUTPUT TERMINALS, SAID ELEMENTS NORMALLY BEING IN SAID NON-CONDUCTIVE STATE, EACH OF SAID ELEMENTS BEING ACTIVATED THROUGH SAID NEGATIVE IMPEDANCE STATE INTO SAID POSITIVE IMPEDANCE STATE ONLY WHEN THE VOLTAGE APPLIED THERETO EXCEEDS A PREDETERMINED AMPLITUDE; MEANS CONNECTED ACROSS SAID FIRST ELEMENT FOR PROVIDING A FIRST VOLTAGE THERETO IN EXCESS OF SAID PREDETERMINED AMPLITUDE TO THEREBY ACTIVATE SAID FIRST ELEMENT INTO SAID POSITIVE IMPEDANCE STATE; MEANS CONNECTED ACROSS SAID THIRD ELEMENT FOR PROVIDING A SECOND VOLTAGE THERETO IN EXCESS OF SAID PREDETERMINED AMPLITUDE TO THEREBY ACTIVATE SAID THIRD ELEMENT INTO SAID POSITIVE IMPEDANCE STATE; SAID FIRST AND SECOND VOLTAGES BEING OF SUBSTANTIALLY EQUAL MAGNITUDE BUT OF OPPOSITE POLARITY; SAID SECOND ELEMENT BEING ACTIVATED INTO SAID POSITIVE IMPEDANCE STATE ONLY IN RESPONSE TO THE SIMULTANEOUS ACTIVATION OF SAID FIRST AND THIRD ELEMENTS INTO THE POSITIVE IMPEDANCE STATE.
Claim 3
Dependent Claim
188 words
AN END MARKING SWITCH MATRIX COMPRISING: N GROUPS OF N INPUT TERMINALS AND M GROUPS OF M OUTPUT TERMINALS, WHERE N AND M ARE INTEGERS WHICH ARE EQUAL TO OR GREATER THAN 1; N+M-1 GROUPS OF IMPEDANCE ELEMENTS, THE IMPEDANCE ELEMENTS IN EACH OF SAID N+M-1 GROUPS BEING ARRANGED IN N COLUMNS AND M ROWS; EACH OF SAID IMPEDANCE ELEMENTS HAVING A SUBSTANTIALLY NON-CONDUCTING STATE AND A CONDUCTING STATE; AND MEANS FOR SEQUENTIALLY ESTABLISHING N+M-1 DIFFERENT PATHS BETWEEN ANY OF SAID INPUT TERMINALS AND ANY OF SAID OUTPUT TERMINALS, SAID LAST-MENTIONED MEANS INCLUDING: MEANS FOR CONNECTING ANY OF SAID SEQUENTIALLY TO THE LTH COLUMNS OF SAID TERMINALS SEQUENTIALLY TO THE LTH COLUMNS OF SAID N+M-1 GROUPS OF IMPEDANCE ELEMENTS, WHERE L IS AN INTEGER WHICH IS EQUAL TO OR GREATER THAN 1 AND EQUAL TO OR LESS THAN N; AND MEANS FOR CONNECTING ANY OF SAID M OUTPUT TERMINALS OF THE ITH GROUP OF OUTPUT TERMINAS SEQUENTIALLY TO THE ITH ROWS OF SAID N+M-1 GROUPS OF IMPEDANCE ELEMENTS, WHERE I IS AN INTEGER WHICH IS EQUAL TO OR GREATER THAN 1 AND EQUAL TO OR LESS THAN M.
Claim 4
Dependent Claim
188 words
AN END MARKING SWITCH MATRIX COMPRISING: N GROUPS OF N INPUT TERMINALS AND M GROUPS OF M OUTPUT TERMINALS, WHERE N AND M ARE INTEGERS WHICH ARE EQUAL TO OR GREATER THAN 1; N+M-1 GROUPS OF IMPEDANCE ELEMENTS, THE IMPEDANCE ELEMENTS IN EACH OF SAID N+M-1 GROUPS BEING ARRANGED IN N COLUMNS AND M ROWS; EACH OF SAID IMPEDANCE ELEMENTS HAVING A SUBSTANTIALLY NON-CONDUCTING STATE AND A CONDUCTING STATE; AND MEANS FOR SEQUENTIALLY ESTABLISHING N+M-1 DIFFERENT PATHS BETWEEN ANY OF SAID INPUT TERMINALS AND ANY OF SAID OUTPUT TERMINALS, SAID LAST-MENTIONED MEANS INCLUDING: MEANS FOR CONNECTING ANY OF SAID SEQUENTIALLY TO THE LTH COLUMNS OF SAID TERMINALS SEQUENTIALLY TO THE LTH COLUMNS OF SAID N+M-1 GROUPS OF IMPEDANCE ELEMENTS, WHERE L IS AN INTEGER WHICH IS EQUAL TO OR GREATER THAN 1 AND EQUAL TO OR LESS THAN N; AND MEANS FOR CONNECTING ANY OF SAID M OUTPUT TERMINALS OF THE ITH GROUP OF OUTPUT TERMINAS SEQUENTIALLY TO THE ITH ROWS OF SAID N+M-1 GROUPS OF IMPEDANCE ELEMENTS, WHERE I IS AN INTEGER WHICH IS EQUAL TO OR GREATER THAN 1 AND EQUAL TO OR LESS THAN M.
References Cited (Backward Citations)
US3103597A
Cited
US2992409A
Cited
US2855524A
Cited
US2859284A
Cited
US2946855A
Cited
FR1257655A
Cited
GB945373A
Cited
US3141067A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1968-12-13 | 1969-06-14 | 1969-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1972-12-13 | 1973-06-14 | 1973-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1976-12-13 | 1977-06-14 | 1977-12-14 | $7700.00 | Window Closed / Lapsed |