Patent US3206681A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3206681A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse code detecting systems

Assignee: Electro Mechanical Research Inc
•
Filing: 1961-10-02
•
Granted: 1965-09-14
•
Expires: 1981-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Lloyd R Brown

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:13
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/20; H04L25/24; H04L25/242

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 140 words
IN A SYSTEM FOR PROCESSING AN INCOMING COCED ELECTRIC SIGNAL WHOSE AMPLITUDE SELECTIVELY ASSUMES ONE OF TWO PRESCRIBED AMPLITUDE LEVELS IN ACCORDANCE WITH THE ENCODED INTELLIGENCE, THE COMBINATION COMPRISING: A PHASE-LOCKED LOOP INCLUDING: FIRST AND SECOND PHASECOMPARING MEANS OPERATIVELY CONNECTED TO RECEIVE SAID INCOMING SIGNAL AND TO PROVIDE A CLOCK SIGNAL, A RESET INTEGRATOR COUPLED TO THE OUTPUT OF SAID FIRST COMPARING MEANS, A HOLD CIRCUIT COUPLED BETWEEN SAID RESET INTEGRATOR AND SAID SECOND PHASE-COMPARING MEANS, AND SIGNAL GENERATING MEANS COUPLED BETWEEN SAID FIRST AND SECOND PHASE-COMPARING MEANS; SIGNAL-CONDITIONING MEANS INCLUDING AVERAGING MEANS OPERATIVELY CONNECTED TO RECEIVE SAID INCOMING SIGNAL AND TO PROVIDE A CONDITIONED SIGNAL WHICH IS A CLEAN REPLICA OF SAID INCOMING SIGNAL; MEANS APPLYING SAID CONDITIONED SIGNAL TO SAID SECOND PHASE-COMPARING MEANS; AND MEANS APPLYING SAID CLOCK SIGNAL TO SAID SIGNAL-CONDITIONING MEANS TO TIME THE OPERATION THEREOF.
Claim 2
Dependent Claim 140 words
IN A SYSTEM FOR PROCESSING AN INCOMING COCED ELECTRIC SIGNAL WHOSE AMPLITUDE SELECTIVELY ASSUMES ONE OF TWO PRESCRIBED AMPLITUDE LEVELS IN ACCORDANCE WITH THE ENCODED INTELLIGENCE, THE COMBINATION COMPRISING: A PHASE-LOCKED LOOP INCLUDING: FIRST AND SECOND PHASECOMPARING MEANS OPERATIVELY CONNECTED TO RECEIVE SAID INCOMING SIGNAL AND TO PROVIDE A CLOCK SIGNAL, A RESET INTEGRATOR COUPLED TO THE OUTPUT OF SAID FIRST COMPARING MEANS, A HOLD CIRCUIT COUPLED BETWEEN SAID RESET INTEGRATOR AND SAID SECOND PHASE-COMPARING MEANS, AND SIGNAL GENERATING MEANS COUPLED BETWEEN SAID FIRST AND SECOND PHASE-COMPARING MEANS; SIGNAL-CONDITIONING MEANS INCLUDING AVERAGING MEANS OPERATIVELY CONNECTED TO RECEIVE SAID INCOMING SIGNAL AND TO PROVIDE A CONDITIONED SIGNAL WHICH IS A CLEAN REPLICA OF SAID INCOMING SIGNAL; MEANS APPLYING SAID CONDITIONED SIGNAL TO SAID SECOND PHASE-COMPARING MEANS; AND MEANS APPLYING SAID CLOCK SIGNAL TO SAID SIGNAL-CONDITIONING MEANS TO TIME THE OPERATION THEREOF.

References Cited (Backward Citations)

US3101448A Cited
US2949503A Cited
US3109143A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-09-13 1969-03-15 1969-09-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-09-13 1973-03-15 1973-09-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-09-13 1977-03-15 1977-09-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag