Patent US3202837A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3202837A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency divider employing receptacles having preset frequency ratio connections for standard frequency plug-in units

Assignee: Babcock and Wilcox Co
•
Filing: 1962-09-05
•
Granted: 1965-08-24
•
Expires: 1982-09-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Albert J Baracket

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 18:35
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/06; H03; H03K; H03K23/00; H03K23/64; H03K23/66

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 306 words
A FREQUENCY DIVIDER COMPRISING: A MAIN CIRCUIT SUPPORT STRUCTURE; A FIRST CAPACITOR HAVING TWO TERMINALS AND BEING SUPPORTED BY SAID STRUCTURE; A SECOND AND THIRD CAPACITOR EACH HAVING TWO TERMINALS, ONE TERMINAL OF SAID SECOND CAPACITOR BEING CONNECTED TO ONE TERMINAL OF SAID THIRD CAPACITOR TO FORM A COMMON TERMINAL; A PLURALITY OF SUBCHASSIS, EACH HAVING SUBSTANTIALLY IDENTICAL BINARY FREQUENCY DIVIDING CIRCUITS THEREON AND EACH CHASSIS MECHANICALLY AND ELECTRICALLY ENGAGING SAID SUPPORT STRUCTURE, EACH OF SAID DIVIDING CIRCUITS COMPRISING FIRST, SECOND AND THIRD BINARY FLIP-FLOP CIRCUITS CONNECTED IN SERIES, A FIRST INPUT TERMINAL CONNECTED TO SAID FIRST OF SAID BINARY CIRCUITS TO RECEIVE A SIGNAL TO BE FREQUENCY DIVIDED, AND A SECOND INPUT TERMINAL CONNECTED TO SAID FIRST OF SAID BINARY CIRCUITS, AND AN OUTPUT TERMINAL CONNECTED TO SAID THRID BINARY CIRCUIT, A CONNECTION ON SAID SUPPORT STRUCTURE BETWEEN THE OUTPUT TERMINAL OF ONE OF SAID CHASSIS AND ONE TERMINAL OF SAID FIRST CAPACITOR, AND A SECOND CONNECTION BETWEEN THE SECOND INPUT TERMINAL OF THE SAID CHASSIS AND THE OTHER TERMINAL OF SAID FIRST CAPACITOR TO FEED BACK AN ELECTRICAL SIGNAL TO CHANGE THE FREQUENCY DIVIDING RATIO OF THE BINARY CIRCUIT ON SAID ONE OF SAID CHASSIS TO A VALUE DIFFERENT FROM ITS NORMAL BINARY VALUE, A CONNECTION BETWEEN SAID OUTPUT TERMINAL OF A SECOND ONE OF SAID CHASSIS AND SAID COMMON TERMINAL, AND A CONNECTION BETWEEN THE OTHER TEREMINAL OF SAID SECOND CAPACITOR AND THE SECOND INPUT TERMINAL OF SAID SECOND ONE OF SAID CHASSIS, THE OTHER TERMINAL OF SAID THIRD CAPACITOR BEING CONNECTED TO THE THIRD INPUT TERMINAL OF THE BINARY CIRCUIT ON SAID SECOND ONE OF SAID CHASSIS TO CHANGE THE FREQUENCY DIVIDING RATIO OF SAID LAST-NAMED DIVIDING CIRCUIT TO A VALUE DIFFERENT FROM ITS NORMAL BINARY VALUE AND DIFFERENT FROM THE VALUE OF SAID DIVIDING CIRCUIT ON SAID ONE OF SAID CHASSIS.
Claim 2
Dependent Claim 306 words
A FREQUENCY DIVIDER COMPRISING: A MAIN CIRCUIT SUPPORT STRUCTURE; A FIRST CAPACITOR HAVING TWO TERMINALS AND BEING SUPPORTED BY SAID STRUCTURE; A SECOND AND THIRD CAPACITOR EACH HAVING TWO TERMINALS, ONE TERMINAL OF SAID SECOND CAPACITOR BEING CONNECTED TO ONE TERMINAL OF SAID THIRD CAPACITOR TO FORM A COMMON TERMINAL; A PLURALITY OF SUBCHASSIS, EACH HAVING SUBSTANTIALLY IDENTICAL BINARY FREQUENCY DIVIDING CIRCUITS THEREON AND EACH CHASSIS MECHANICALLY AND ELECTRICALLY ENGAGING SAID SUPPORT STRUCTURE, EACH OF SAID DIVIDING CIRCUITS COMPRISING FIRST, SECOND AND THIRD BINARY FLIP-FLOP CIRCUITS CONNECTED IN SERIES, A FIRST INPUT TERMINAL CONNECTED TO SAID FIRST OF SAID BINARY CIRCUITS TO RECEIVE A SIGNAL TO BE FREQUENCY DIVIDED, AND A SECOND INPUT TERMINAL CONNECTED TO SAID FIRST OF SAID BINARY CIRCUITS, AND AN OUTPUT TERMINAL CONNECTED TO SAID THRID BINARY CIRCUIT, A CONNECTION ON SAID SUPPORT STRUCTURE BETWEEN THE OUTPUT TERMINAL OF ONE OF SAID CHASSIS AND ONE TERMINAL OF SAID FIRST CAPACITOR, AND A SECOND CONNECTION BETWEEN THE SECOND INPUT TERMINAL OF THE SAID CHASSIS AND THE OTHER TERMINAL OF SAID FIRST CAPACITOR TO FEED BACK AN ELECTRICAL SIGNAL TO CHANGE THE FREQUENCY DIVIDING RATIO OF THE BINARY CIRCUIT ON SAID ONE OF SAID CHASSIS TO A VALUE DIFFERENT FROM ITS NORMAL BINARY VALUE, A CONNECTION BETWEEN SAID OUTPUT TERMINAL OF A SECOND ONE OF SAID CHASSIS AND SAID COMMON TERMINAL, AND A CONNECTION BETWEEN THE OTHER TEREMINAL OF SAID SECOND CAPACITOR AND THE SECOND INPUT TERMINAL OF SAID SECOND ONE OF SAID CHASSIS, THE OTHER TERMINAL OF SAID THIRD CAPACITOR BEING CONNECTED TO THE THIRD INPUT TERMINAL OF THE BINARY CIRCUIT ON SAID SECOND ONE OF SAID CHASSIS TO CHANGE THE FREQUENCY DIVIDING RATIO OF SAID LAST-NAMED DIVIDING CIRCUIT TO A VALUE DIFFERENT FROM ITS NORMAL BINARY VALUE AND DIFFERENT FROM THE VALUE OF SAID DIVIDING CIRCUIT ON SAID ONE OF SAID CHASSIS.

References Cited (Backward Citations)

US2542685A Cited
US2563841A Cited
US2999207A Cited
US3074632A Cited
US3008245A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-08-23 1969-02-22 1969-08-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-08-23 1973-02-22 1973-08-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-08-23 1977-02-22 1977-08-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag