Patent US3139536A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3139536A Expired / Lapsed US ⏱️ 0.0 years remaining

Low level transistor gating circuit

Assignee: AT&T Inc
•
Filing: 1961-11-29
•
Granted: 1964-06-30
•
Expires: 1981-11-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert K York

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 16:22
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/62; H03K17/6257; H03K17/68

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 129 words
A LOW LEVEL TRANSISTOR GATING CIRCUIT INCLUDING A FIRST TRANSISTOR AND A SECOND TRANSISTOR MEANS, FIRST IMPEDANCE MEANS CONNECTED TO SAID FIRST TRANSISTOR MEANS, SECOND IMPEDANCE MEANS COUPLING SAID FIRST AND SECOND TRANSISTOR MEANS, MEANS FOR BIASING SAID FIRST TRANSISTOR MEANS IN THE LINEAR AMPLIFYING REGION, INPUT SIGNAL MEANS CONNECTED TO SAID FIRST TRANSISTOR MEANS, SAID FIRST TRANSISTOR MEANS BEING RESPONSIVE TO THE ENERGIZATION OF SAID INPUT SIGNAL MEANS TO PRODUCE MUTUALLY OPPOSING OUTPUT SIGNALS, THE RESULTANT OUTPUT OF SAID SIGNALS BEING SUBSTANTIALLY ZERO, AND ADDITIONAL MEANS FOR ENERGIZING SAID SECOND TRANSISTOR MEANS TO BYPASS SAID SECOND IMPEDANCE MEANS, SAID FIRST TRANSISTOR MEANS BEING RESPONSIVE THEREAFTER TO THE ENERGIZATION OF SAID INPUT SIGNAL MEANS TO PRODUCE AN OUTPUT SIGNAL PROPORTIONAL TO THE SIGNAL DELIVERED BY SAID INPUT SIGNAL MEANS.
Claim 2
Dependent Claim 129 words
A LOW LEVEL TRANSISTOR GATING CIRCUIT INCLUDING A FIRST TRANSISTOR AND A SECOND TRANSISTOR MEANS, FIRST IMPEDANCE MEANS CONNECTED TO SAID FIRST TRANSISTOR MEANS, SECOND IMPEDANCE MEANS COUPLING SAID FIRST AND SECOND TRANSISTOR MEANS, MEANS FOR BIASING SAID FIRST TRANSISTOR MEANS IN THE LINEAR AMPLIFYING REGION, INPUT SIGNAL MEANS CONNECTED TO SAID FIRST TRANSISTOR MEANS, SAID FIRST TRANSISTOR MEANS BEING RESPONSIVE TO THE ENERGIZATION OF SAID INPUT SIGNAL MEANS TO PRODUCE MUTUALLY OPPOSING OUTPUT SIGNALS, THE RESULTANT OUTPUT OF SAID SIGNALS BEING SUBSTANTIALLY ZERO, AND ADDITIONAL MEANS FOR ENERGIZING SAID SECOND TRANSISTOR MEANS TO BYPASS SAID SECOND IMPEDANCE MEANS, SAID FIRST TRANSISTOR MEANS BEING RESPONSIVE THEREAFTER TO THE ENERGIZATION OF SAID INPUT SIGNAL MEANS TO PRODUCE AN OUTPUT SIGNAL PROPORTIONAL TO THE SIGNAL DELIVERED BY SAID INPUT SIGNAL MEANS.

References Cited (Backward Citations)

US2544340A Cited
US2889537A Cited
GB807815A Cited
US3019396A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-06-30 1967-12-30 1968-06-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-06-30 1971-12-30 1972-06-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-06-30 1975-12-30 1976-06-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag