← Back to Patent Explorer
US3135878A Expired / Lapsed US ⏱️ 0.0 years remaining

Adjustable width square wave pulse generator circuit producing fast rise pulses

Assignee: Individual
•
Filing: 1962-09-14
•
Granted: 1964-06-02
•
Expires: 1982-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Fred E Eagle

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 23:02
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/04

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 291 words
A FAST RISE TIME PULSE GENERATOR CIRCUIT COMPRISING: AN ELECTRON EMISSION SWITCHING INCLUDING A PAIR OF TRANSISTORS EMITTER COUPLED TO A FIXED POTENTIAL AND COLLECTOR OUTPUT COUPLED TO AN OUTPUT NETWORK, THE BASE OF ONE TRANSISTOR BEING COUPLED AS ONE CONTROL INPUT AND THE BASE OF THE OTHER TRANSISTOR BEING COUPLED AS ANOTHER CONTROL INPUT; AN ADJUSTABLE DELAY LINE HAVING AN INPUT COUPLED TO SAID OUTPUT NETWORK AND AN OUTPUT COUPLED TO SAID ONE CONTROL INPUT OF SAID SWITCH; A VOLTAGE CIRCUIT FOR SAID SWITCH TO BE SWITCHED TO EITHER OF TWO VOLTAGE LEVELS ON SAID SWITCH COLLECTOR OUTPUT; AND AN INPUT CONTROL CIRCUIT INCLUDING THREE TRANSISTORS IN A VOLTAGE CIRCUIT, THE FIRST TRANSISTOR OF WHICH IS COUPLED AS AN EMITTER-FOLLOWER TO THE BASE FO THE SECOND TRANSISTOR FROM A SIGNAL INPUT, THE SECOND AND THIRD TRANSISTORS OF WHICH HAVE THEIR COLLECTORS COUPLED IN COMMON AND THIS COMMON COLLECTOR COUPLED IN COMMON AND THIS COMMON COLLECTOR COUPLING IS COUPLED TO THE BASE OF SAID OTHER TRANSISTOR OF SAID SWITCH BEING SAID OTHER CONTROL INPUT, THE LEADING EDGE OF EACH INPUT SIGNAL BEING OPERATIVE IN SAID INPUT CONTROL CIRCUIT TO SWITCH SAID PAIR OF TRANSISTORS IN SAID SWITCH FROM ITS ONE TO ITS OTHER VOLTAGE LEVEL AND TO REMAIN SWITCHED TO ITS OTHER VOLTAGE LEVEL UNTIL SIAD DELAY LINE DELAYS SAID LEADING EDGE OF THE GENERATED CHANGE FROM SAID ONE VOLTAGE LEVEL TO SAID OTHER VOLTAGE LEVEL ON THE OUTPUT OF SAID OUTPUT NETWORK TO EXERCISE CONTROL THROUGH SAID ONE CONTROL INPUT TO SAID SWITCH TO CAUSE SAID SWITCH TO SWITCH TO ITS ONE VOLTAGE LEVEL WHEREBY A PULSE IS GENERATED ON SAID OUTPUT NETWORK HAVING A FAST RISE TIME AND A DURATION DETERMINED BY THE ADJUSTMENT OF SAID ADJUSTABLE DELAY LINE.
Claim 2
Dependent Claim 291 words
A FAST RISE TIME PULSE GENERATOR CIRCUIT COMPRISING: AN ELECTRON EMISSION SWITCHING INCLUDING A PAIR OF TRANSISTORS EMITTER COUPLED TO A FIXED POTENTIAL AND COLLECTOR OUTPUT COUPLED TO AN OUTPUT NETWORK, THE BASE OF ONE TRANSISTOR BEING COUPLED AS ONE CONTROL INPUT AND THE BASE OF THE OTHER TRANSISTOR BEING COUPLED AS ANOTHER CONTROL INPUT; AN ADJUSTABLE DELAY LINE HAVING AN INPUT COUPLED TO SAID OUTPUT NETWORK AND AN OUTPUT COUPLED TO SAID ONE CONTROL INPUT OF SAID SWITCH; A VOLTAGE CIRCUIT FOR SAID SWITCH TO BE SWITCHED TO EITHER OF TWO VOLTAGE LEVELS ON SAID SWITCH COLLECTOR OUTPUT; AND AN INPUT CONTROL CIRCUIT INCLUDING THREE TRANSISTORS IN A VOLTAGE CIRCUIT, THE FIRST TRANSISTOR OF WHICH IS COUPLED AS AN EMITTER-FOLLOWER TO THE BASE FO THE SECOND TRANSISTOR FROM A SIGNAL INPUT, THE SECOND AND THIRD TRANSISTORS OF WHICH HAVE THEIR COLLECTORS COUPLED IN COMMON AND THIS COMMON COLLECTOR COUPLED IN COMMON AND THIS COMMON COLLECTOR COUPLING IS COUPLED TO THE BASE OF SAID OTHER TRANSISTOR OF SAID SWITCH BEING SAID OTHER CONTROL INPUT, THE LEADING EDGE OF EACH INPUT SIGNAL BEING OPERATIVE IN SAID INPUT CONTROL CIRCUIT TO SWITCH SAID PAIR OF TRANSISTORS IN SAID SWITCH FROM ITS ONE TO ITS OTHER VOLTAGE LEVEL AND TO REMAIN SWITCHED TO ITS OTHER VOLTAGE LEVEL UNTIL SIAD DELAY LINE DELAYS SAID LEADING EDGE OF THE GENERATED CHANGE FROM SAID ONE VOLTAGE LEVEL TO SAID OTHER VOLTAGE LEVEL ON THE OUTPUT OF SAID OUTPUT NETWORK TO EXERCISE CONTROL THROUGH SAID ONE CONTROL INPUT TO SAID SWITCH TO CAUSE SAID SWITCH TO SWITCH TO ITS ONE VOLTAGE LEVEL WHEREBY A PULSE IS GENERATED ON SAID OUTPUT NETWORK HAVING A FAST RISE TIME AND A DURATION DETERMINED BY THE ADJUSTMENT OF SAID ADJUSTABLE DELAY LINE.

References Cited (Backward Citations)

US3054959A Cited
US3096445A Cited
US3091705A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-06-02 1967-12-02 1968-06-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-06-02 1971-12-02 1972-06-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-06-02 1975-12-02 1976-06-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag