Patent US3134076A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3134076A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency control system

Assignee: Avtron Manufacturing Inc
•
Filing: 1961-11-21
•
Granted: 1964-05-19
•
Expires: 1981-11-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Haner Lambert
  • 👤 Herbert R Ryerson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 21:48
CPC Classifications
H; H02; H02P; H02P23/00; H02P23/16

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
A FREQUENCY DIFFERENCE DETECTOR COMPRISING A FIRST GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN A REFERENCE FREQUENCY SIGNAL OCCURS AT A PREDETERMINED TIME INTERVAL DURING THE CYCLE OF AN ALTERNATING CURRENT WAVE, A SECOND GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN THE REFERENCE FREQUENCY SIGNAL NEXT OCCURS AT A TIME DURING SAID CYCLE LAGGING SAID PREDETERMINED TIME INTERVAL, A THIRD GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN THE REFERENCE FREQUENCY SIGNAL NEXT OCCURS AT A TIME DURING SAID CYCLE LEADING SAID PREDETERMINED TIME INTERVAL, A PAIR OF BISTABLE CIRCUITS AND INTERCONNECTIONS WITH SAID GATE CIRCUITS WHEREBY THE FIRST BISTABLE CIRCUIT CYCLES WHEN THE SECOND GATE CIRCUIT HAS AN OUTPUT AND THE SECOND BISTABLE CIRCUIT CYCLES WHEN THE THIRD GATE CIRCUIT HAS AN OUTPUT.
Claim 2
Dependent Claim 123 words
A FREQUENCY DIFFERENCE DETECTOR COMPRISING A FIRST GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN A REFERENCE FREQUENCY SIGNAL OCCURS AT A PREDETERMINED TIME INTERVAL DURING THE CYCLE OF AN ALTERNATING CURRENT WAVE, A SECOND GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN THE REFERENCE FREQUENCY SIGNAL NEXT OCCURS AT A TIME DURING SAID CYCLE LAGGING SAID PREDETERMINED TIME INTERVAL, A THIRD GATE CIRCUIT HAVING AN OUTPUT ONLY WHEN THE REFERENCE FREQUENCY SIGNAL NEXT OCCURS AT A TIME DURING SAID CYCLE LEADING SAID PREDETERMINED TIME INTERVAL, A PAIR OF BISTABLE CIRCUITS AND INTERCONNECTIONS WITH SAID GATE CIRCUITS WHEREBY THE FIRST BISTABLE CIRCUIT CYCLES WHEN THE SECOND GATE CIRCUIT HAS AN OUTPUT AND THE SECOND BISTABLE CIRCUIT CYCLES WHEN THE THIRD GATE CIRCUIT HAS AN OUTPUT.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-05-19 1967-11-18 1968-05-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-05-19 1971-11-18 1972-05-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-05-19 1975-11-18 1976-05-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag