Patent US3119031A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3119031A Expired / Lapsed US ⏱️ 0.0 years remaining

Shift register with input memory converting logic level signals to positive or negative clock pulses

Assignee: Northrop Grumman Space and Mission Systems Corp
•
Filing: 1962-01-29
•
Granted: 1964-01-21
•
Expires: 1982-01-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jack C Smeltzer
  • 👤 Elliott E Rech

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:26
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/18; G11C19/182; H; H03; H03K; H03K5/00; H03K5/13; H03K5/135

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 105 words
IN COMBINATION WITH A SIGNAL SOURCE CAPABLE OF PROVIDING FIRST AND SECOND INPUT SIGNALS RESPECTIVELY HAVING FIRST AND SECOND VOLTAGE LEVELS, A DELAY CIRCUIT FOR DELAYING SAID INPUT SIGNALS COMPRISING: A CAPACITOR; CURRENT STEERING MEANS INCLUDING A DIODE HAVING FIRST AND SECOND TERMINALS AND A VOLTAGE DIVIDER NETWORK HAVING FIRST AND SECOND ENDS AND FIRST AND SECOND INTERMEDIATE POSITIONS; MEANS APPLYING SAID INPUT SIGNALS TO SAID FIRST TERMINAL OF SAID DIODE; MEANS CONNECTING SAID SECOND TERMINAL OF SAID DIODE TO SAID FIRST INTERMEDIATE POSITION IN SAID NETWORK; MEANS CONNECTING SAID CAPACITOR BETWEEN SAID SECOND INTERMEDIATE POSITION IN SAID NETWORK AND A SOURCE OF REFERENCE POTENTIAL;
Claim 2
Dependent Claim 105 words
IN COMBINATION WITH A SIGNAL SOURCE CAPABLE OF PROVIDING FIRST AND SECOND INPUT SIGNALS RESPECTIVELY HAVING FIRST AND SECOND VOLTAGE LEVELS, A DELAY CIRCUIT FOR DELAYING SAID INPUT SIGNALS COMPRISING: A CAPACITOR; CURRENT STEERING MEANS INCLUDING A DIODE HAVING FIRST AND SECOND TERMINALS AND A VOLTAGE DIVIDER NETWORK HAVING FIRST AND SECOND ENDS AND FIRST AND SECOND INTERMEDIATE POSITIONS; MEANS APPLYING SAID INPUT SIGNALS TO SAID FIRST TERMINAL OF SAID DIODE; MEANS CONNECTING SAID SECOND TERMINAL OF SAID DIODE TO SAID FIRST INTERMEDIATE POSITION IN SAID NETWORK; MEANS CONNECTING SAID CAPACITOR BETWEEN SAID SECOND INTERMEDIATE POSITION IN SAID NETWORK AND A SOURCE OF REFERENCE POTENTIAL;

References Cited (Backward Citations)

US2988701A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-01-20 1967-07-22 1968-01-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-01-20 1971-07-22 1972-01-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-01-20 1975-07-22 1976-01-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag