Patent US3102239A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3102239A Expired / Lapsed US ⏱️ 0.0 years remaining

Counter employing quantizing core to saturate counting core in discrete steps to effect countdown

Assignee: Unisys Corp
•
Filing: 1962-08-28
•
Granted: 1963-08-27
•
Expires: 1982-08-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Chen Tung Chang
  • 👤 Robert A Tracy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 22:18
CPC Classifications
H; H03; H03K; H03K25/00

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 128 words
BINARY MAGNETIC CORE AND A MULTI-STABLE MAGNETIC CORE HAVING N STABLE STATES OF REMANENCE WHEREIN ITS FIRST AND NTH STATES ARE ITS RETENTIVITY STATES, AN OUTPUT WINDING ON SAID BINARY CORE AND AN INPUT WINDING ON SAID MULTI-STABLE CORE, A UNDIRECTIONAL TRANSFER LOOP COUPLING SUCH WINDINGS OF SAID CORES TO EFFECTUATE THE STEPPING OF SAID MULTI-STABLE CORE INTO DISCRETE REPRODUCIBLE STATES OF MAGNETIC STORAGE UPON THE SWITCHING OF SAID BINARY CORE FROM ONE REMANENT STATE TO ITS OTHER REMANENT STATE, A CAPACITOR COUPLED IN SERIES CIRCUIT IN SAID TRANSFER LOOP, A RESISTOR IN PARALLEL WITH SAID CAPACITOR AND MEANS RESPONSIVE TO A HIGH POTENTIAL AT SAID RESISTOR FOR RESETTING SAID MULTI-STABLE CORE WHEREBY IT IS AUTOMATICALLY RESET UPON REACHING THAT RETENTIVITY POINT OPPOSITE TO ITS INITIAL RETENTIVITY POINT.
Claim 2
Dependent Claim 128 words
BINARY MAGNETIC CORE AND A MULTI-STABLE MAGNETIC CORE HAVING N STABLE STATES OF REMANENCE WHEREIN ITS FIRST AND NTH STATES ARE ITS RETENTIVITY STATES, AN OUTPUT WINDING ON SAID BINARY CORE AND AN INPUT WINDING ON SAID MULTI-STABLE CORE, A UNDIRECTIONAL TRANSFER LOOP COUPLING SUCH WINDINGS OF SAID CORES TO EFFECTUATE THE STEPPING OF SAID MULTI-STABLE CORE INTO DISCRETE REPRODUCIBLE STATES OF MAGNETIC STORAGE UPON THE SWITCHING OF SAID BINARY CORE FROM ONE REMANENT STATE TO ITS OTHER REMANENT STATE, A CAPACITOR COUPLED IN SERIES CIRCUIT IN SAID TRANSFER LOOP, A RESISTOR IN PARALLEL WITH SAID CAPACITOR AND MEANS RESPONSIVE TO A HIGH POTENTIAL AT SAID RESISTOR FOR RESETTING SAID MULTI-STABLE CORE WHEREBY IT IS AUTOMATICALLY RESET UPON REACHING THAT RETENTIVITY POINT OPPOSITE TO ITS INITIAL RETENTIVITY POINT.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-08-26 1967-02-25 1967-08-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-08-26 1971-02-25 1971-08-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-08-26 1975-02-25 1975-08-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag