Patent US3081525A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3081525A Expired / Lapsed US ⏱️ 0.0 years remaining

Methods of making printed electric circuits

Assignee: General American Transportation Corp
•
Filing: 1959-09-03
•
Granted: 1963-03-19
•
Expires: 1979-09-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Delbove Emile

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 18:15
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/10; H05K3/107; H01; H01F; H01F17/00; H01F17/0006; H05K1/00; H05K1/16; H05K1/165; H05K2201/00; H05K2201/09; H05K2201/09009; H05K2201/09036; H05K2201/09818; H05K2201/09981; H05K3/18; H05K3/181; H05K3/182; H05K3/184; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49156; Y10T29/49158

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 132 words
THE METHOD OF MAKING A PRINTED ELECTRIC CIRCUIT, WHICH COMPRISES PROVIDING A BOARD FORMED OF PHENOLIC RESIN AND HAVING A FLAT SURFACE, EMBOSSING SHALLOW CHANNELS IN THE SURFACE OF SAID BOARD AMD DEFINING THE OUTLINE OF DESIRED ELECTRIC CIRCUIT ELEMENTS THEREIN, WHEREBY THE UNEMBOSSED AREA OF THE RESULTING SURFACE OF SAID BOARD INARE DISPOSED IN A PLATEAU POSITIONED ABOVE SAID CHANNELS, ACTIVATED THE ENTIRE RESULTING SURFACE OF SAID BOARDIN CLUDING SAID CHANNELS BY CHEMICAL DEPOSITION OF A DISPERSION OF MINUTE PARTICLES OF PALLADIUM ON SAID SURFACE, COATING ONLY THE SURFACE OF SAID BOARD DISPOSED IN SAID PLATEAU WITH PHENOLIC RESIN IN PLASTIC CONDITION WHILE LEAVING SAID CHANNELS EXPOSED, THEREBY BOTH TO MASK THE SURFACE OF SAID BOARD DISPOSED IN SAID PLATEAU AND TO INCREASE THE EFFECTIVE DEPTH OF SAID CHANNELS, HARDENING THE
Claim 2
Independent Claim 132 words
THE METHOD OF MAKING A PRINTED ELECTRIC CIRCUIT, WHICH COMPRISES PROVIDING A BOARD FORMED OF PHENOLIC RESIN AND HAVING A FLAT SURFACE, EMBOSSING SHALLOW CHANNELS IN THE SURFACE OF SAID BOARD AMD DEFINING THE OUTLINE OF DESIRED ELECTRIC CIRCUIT ELEMENTS THEREIN, WHEREBY THE UNEMBOSSED AREA OF THE RESULTING SURFACE OF SAID BOARD INARE DISPOSED IN A PLATEAU POSITIONED ABOVE SAID CHANNELS, ACTIVATED THE ENTIRE RESULTING SURFACE OF SAID BOARDIN CLUDING SAID CHANNELS BY CHEMICAL DEPOSITION OF A DISPERSION OF MINUTE PARTICLES OF PALLADIUM ON SAID SURFACE, COATING ONLY THE SURFACE OF SAID BOARD DISPOSED IN SAID PLATEAU WITH PHENOLIC RESIN IN PLASTIC CONDITION WHILE LEAVING SAID CHANNELS EXPOSED, THEREBY BOTH TO MASK THE SURFACE OF SAID BOARD DISPOSED IN SAID PLATEAU AND TO INCREASE THE EFFECTIVE DEPTH OF SAID CHANNELS, HARDENING THE

References Cited (Backward Citations)

US1329088A Cited
US2373087A Cited
US2474988A Cited
US2599710A Cited
US2848359A Cited
US2872391A Cited
US2901736A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-03-18 1966-09-17 1967-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-03-18 1970-09-17 1971-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-03-18 1974-09-17 1975-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag