Multilayer interconnection semiconductor device
Abstract
Abstract PURPOSE:To make it possible to properly accommodate a thin interconnection width with a filling metal, and to obtain electric conduction between an upper layer interconnection and a lower layer interconnection while maintaining flatness by arranging a via hole whose thickness is approximately that of the lower layer interconnection so that a part of the bottom thereof protrudes from the lower layer interconnection. CONSTITUTION:A via hole (and hence filling Al 7' which fills the via hole) is wider than a lower layer interconnection 2 in the width direction of the lower layer interconnection (first Al interconnection), both sides of the bottom thereof, therefore, protrude from the lower layer interconnection 2. Since the via hole width is larger than that of the first Al interconnection 2 which forms the lower layer interconnection, the width can be so dimensioned as to almost completely be filled with the filling Al, whereby a multilayer interconnection semiconductor device with excellent flatness and reliability can be obtained.
Inventors
- 👤 Tsutomu Matsuura
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.