Patent JPS6457653A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS6457653A Expired / Lapsed JP ⏱️ 0.0 years remaining

Mounting structure of hybrid integrated circuit component

Assignee: Fujitsu Ltd
•
Filing: 1987-08-27
•
Granted: —
•
Expires: 2007-08-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To make the length of wiring to a minimum, and enable high density integration, by arranging circuit components in recessed parts with depth corresponding with heights of circuit components, making the electrode surface of the circuit components and the conductor pattern surface formed on the substrate surface to be connected identical, and connecting them with wiring materials. CONSTITUTION:On a hybrid integrated circuit substrate 6, recessed parts 81, 81' with depth corresponding with the heights of circuit components 2, 3 are formed, by making holes in the highest layer of laminated green sheets 8 or a plurality of the layers containing the highest layer. In the recessed parts 81, 81', the circuit components 2 and 3 are arranged, and the electrode surfaces of the circuit components 2, 3 and the conductor pattern surface formed on the substrate surface to be connected is made identical, which connected by wiring material 7, 4. For example, in the respective recessed parts 81, 81' on the hybrid integrated circuit substrate 6 formed in the above-mentioned manner, the chip component 2 and a bare chip 3 are inserted and arranged. The electrode of the chip component 2 and a conductor pattern 61 are connected with a connecting thin plate 7. The electrode of the bare chip 3 and the conductor pattern 61 are connected with the wire 4. Wire bonding is applied in these cases.

Inventors

  • 👤 Kenichiro Tsubone
  • 👤 Hidenori Tanizawa
  • 👤 Yuko Suzuki

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-04 16:07
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/03; H05K1/0306; H05K1/18; H05K1/182; H05K3/00; H05K3/46; H05K3/4611; H05K3/4626; H05K3/4629; H10; H10W; H10W90/00; H10W90/701; H10W90/751; H10W90/753; H10W90/754; H10W90/759

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag