Vector processor
Abstract
Abstract PURPOSE:To realize a high processing speed twice as high as a machine cycle with a vector processor by setting both writing and reading pitches at a clock speed twice as high as the machine cycle for the vector data on two RAM arrays. CONSTITUTION:A clock inputted to a vector register 101-0 has a speed twice as high as a machine cycle. Write data is inputted via a bus 104 and inputted to a register 133 which is driven by an input clock to be inputted to a A bank RAM 125 and a B bank RAM 126. In a read mode, a selector 128 is controlled by an output signal 127-5 of a FF 127-4 to select the data output of the RAM 125 when an address register 131 has read address data and to select the data output of the RAM 126 when an address register 132 has the read address data respectively. The output of the selector 128 is outputted to a read data bus 105 via a data register 143 which is driven by the input clock.
Inventors
- 👤 Masamori Kashiyama
- 👤 Hitoshi Abe
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.