Input/output channel
Abstract
Abstract PURPOSE:To execute the high speed of a said reading by executing a memory reading request without awaiting the reply of a preceding MA when a memory reading address (MA) to be sent to a main memory device shows the same memory bank as a preceding MA. CONSTITUTION:The titled channel has a main memory device 13 to execute a memory interleave control with the data width of plural times of the data width of a system 12 as a unit. When the data transferring from a said main memory device 13 to an input/output device 14 is executed through a data buffer, the memory reading (MR) request to the same memory bank (MB) is executed continuously at plural times and reading data are returned in the sequence of the request for an MR request to the same MB. Consequently, next, it is executed by an input output channel 15 whether or not the MR address to be sent to the said main memory device 13 shows the same memory bank as the preceding MR address, and in case of the same, the next MR request is executed before the reading data from the main memory device 13 are returned and the high speed is executed.
Inventors
- 👤 Junichi Kihara
- 👤 淳一 木原
- 👤 Hiroyuki Kaneko
- 👤 金子 浩行
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.