Patent JPS63283136A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS63283136A Expired / Lapsed JP ⏱️ 0.0 years remaining

Method for packaging circuit substrate

Assignee: Seiko Epson Corp
•
Filing: 1987-05-15
•
Granted: —
•
Expires: 2007-05-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To render a circuit module to be extremely thin by a method wherein an element installation position is a hole in a circuit board and a lining sheet or film capable of separation is bonded to one side of the circuit board. CONSTITUTION:At a position for the installation of a semiconductor element 3 on a circuit board 1, a hole is provided, which is large enough to accommodate the semiconductor element 3. For the fixation of the semiconductor element 3, a lining sheet or film 2 is bonded to a surface of the circuit board 1 opposite to the side whereon a circuit pattern 5 exists. The semiconductor element 3 is provisionally fixed to the film 2, connection is established by wire bonding or the like between the semiconductor element 3 and the pattern 5, sealing is accomplished by a sealing resin 6, and then the film 2 is peeled off the circuit board 1. In this way, a circuit board wherein a semiconductor element is fixed may be lessened in thickness and the element height after packaging may be reduced to the minimum, which results in an extremely thin circuit module.

Inventors

  • 👤 Yoshihiko Kasahara
  • 👤 笠原 良彦

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-04 10:44
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/019; H10P; H10P72/00; H10P72/70; H10P72/74; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/00; H10W72/071; H10W72/075; H10W72/07502; H10W72/07504; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W74/10; H10W74/131; H10W74/142; H10W90/00; H10W90/701; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag