Boosted signal generating circuit
Abstract
Abstract PURPOSE:To obtain a boosted signal of a sufficient H level at a high speed and low power by providing the 3rd transistor(TR) controlled by an output of a boostrap circuit between a 1st power supply and an output signal line. CONSTITUTION:When a node A descends to a VCC level, a voltage at a node B reaches a value being the subtraction of the voltage VTH from the VA. On the other hand, the voltage VA is applied to the gate of a TR 12, the TR 12 is turned on earlier than the TR 9 and the charging to signal, the inverse of phisignal is applied via the TR 12. Then the voltage from the power supply VCC is applied via the TR 12 till the level of signal, the inverse of phi signal, reaches VCC-VTH(VTH is a threshold voltage of a TR) and the voltage from the VGG power supply, and the voltage from the VGG power supply is applied as the signal, inverse of phi signal after the node B is boosted over the voltage of VCC-VTH via the TR 9. Thus, the load of the VGG power supply is relieved to boost the signal, inverse of phi signal thereby obtaining the boosted signal with sufficient H level.
Inventors
- 👤 Makoto Taniguchi
- 👤 谷口 眞
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.