2 port memory
Abstract
Abstract PURPOSE:To form a two port memory of a large capacity as a chip by designing the titled memory in a way that two independent addresses are accessed at readout and either of the two independent addresses at write only is to be accessed. CONSTITUTION:When a 1st word line W1 is selected at readout, the stored data Q is transferred to a 1st bit line B1. In selecting a 2nd word line W2, the stored data Q* is transferred to a 2nd bit line B2. Even in selecting the 1st word line W1 or the 2nd word line W2 at write, since two bit lines at write are used simultaneously, the write of the word line selected precedingly is finished, then the write of the word line selected next is to be executed. That is, even when the write is executed and the other write is to be executed, it is disregarded. Thus, a two port memory with a large capacity is mounted as a chip easily.
Inventors
- 👤 Seiji Yamaguchi
- 👤 山口 聖司
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.