Patent JPS63148671A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS63148671A Expired / Lapsed JP ⏱️ 0.0 years remaining

Device preventive of electrostatic breakdown in semiconductor integrated circuit device

Assignee: Mitsubishi Electric Corp
•
Filing: 1986-12-12
•
Granted: —
•
Expires: 2006-12-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To prevent an input transistor from being broken due to overcurrent, by forming a current-limiting resistor, a first diode serving as a protective element against negative surges, and a second diode serving as a protective element with respect to a longitudinal PNP transistor and positive surges on a semiconductor substrate. CONSTITUTION:A current-limiting resistor 5, and a first diode 2, whose anode is part of a semiconductor substrate and which is preventive of electrostatic breakage against negative surges, are disposed on a semiconductor substrate whereon a semiconductor integrated circuit device is composed. A PNP transistor 4 preventive of electrostatic breakage (bipolar transistor preventive of electrostatic breakage) to negative surge is formed in so longitudinal structure that part of the semiconductor substrate is an emitter, part of a cathode of the first diode 2 preventive of electrostatic breakage being a base, part of the current-limiting resistor 5 being a collector. A second diode 3 preventive of electrostatic breakage to positive surge is further formed. Hence, even if junction in the semiconductor integrated circuit device is small in depth, its input transistor is prevented from being broken.

Inventors

  • 👤 Shuichi Kato
  • 👤 周一 加藤

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-06 09:26
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS6123353A Cited
JPS61171159A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag