Patent JPS6285515A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS6285515A Expired / Lapsed JP ⏱️ 0.0 years remaining

Digital integrated circuit

Assignee: NEC Corp
•
Filing: 1985-10-11
•
Granted: —
•
Expires: 2005-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To actuate plural circuit within an integrated circuit IC just with a single input terminal by applying the 1st or 2nd pulse signal delivered from a digital IC again to this IC. CONSTITUTION:An input buffer 5 is connected to an input terminal 2 for external signal set within a digital IC1. The buffer 5 is connected to an AND gate 6 and this gate 6 is connected to the 1st glitch deleting circuit 7. The circuit 7 is connected to the 1st pulse detecting circuit 8 and the circuit 8 is connected to the 1st internal circuit 9 containing a switch. Furthermore an AND gate 11, the 2nd glitch deleting circuit 12, the 2nd pulse detecting circuit 13 and the 2nd internal circuit 14 containing a switch are connected successively to the buffer 5. The signal of the 1st pulse output circuit 16 is delivered via a buffer 18 and at the same time supplied to the gate 6 via a buffer 19 and also supplied to the gate 11 via an inverter 15. Thus plural circuits are actuated just with a single input terminal.

Inventors

  • 👤 Masaharu Takeuchi
  • 👤 竹内 雅春
  • 👤 Hiromi Chiba
  • 👤 千葉 博美

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 06:13
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag