Semiconductor storage device
Abstract
Abstract PURPOSE:To obtain a memory capable of executing high-speed electric discharging by discharging residual electric charge at the time of writing which is left on a connection line at the time of verify operation after writing information on a memory cell by a discharging means. CONSTITUTION:After the completion of writing on a cell, a signal D is activated to turn on a discharging transistor (TR) Q3. Consequently, charge on a digit line 1 and charge on a sense amplifier connection line 5 are rapidly and precisely discharged to a reference electric potential through the TR Q3. After the completion of discharging, the signal D is inactivated to transfer the current operation mode to a verify mode. In said mode, a cell Q1 is kept at a selecting state by signals X1, Y1 and is in a reading mode, information written on the cell is transferred to a sense amplifier 6 through a TR Q2, amplified and extracted from an output terminal 7. The extracted information coincides with the information written on the cell without the influence of residual charge and precise verify operation can be attained.
Inventors
- 👤 Takahiko Urai
- 👤 浦井 孝彦
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.