Patent JPS6247162A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS6247162A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of insulated gate field effect transistor

Assignee: Panasonic Electric Works Co Ltd
•
Filing: 1985-08-27
•
Granted: —
•
Expires: 2005-08-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To particularly form a double diffused MOSFET in a short time by forming while controlling an accelerating voltage and an impurity density when forming a reverse conductivity type base region, and the first conductivity type emitter region by implanting second conductivity type impurity ion on the first conductivity type semiconductor substrate, thereby performing thermal oxidizing process only once. CONSTITUTION:A thick field oxide film 2 is formed on the peripheral edge of the surface of an N<-> type Si substrate 1 to become a drain, a resist 3 made of a laminated layer film of Au, Cr is coated on the entire surface which includes the film, a window is opened corresponding to the center of a base region, and a P<+> type implanted region 4 is formed by ion implanting at high speed in high density to the deep portion in the substrate 1. Then, the resist 3 is removed, ions are implanted at a high speed in the density for obtaining the prescribed threshold value in a region surrounded by the film 2 on the region 4 to form a shallow P-type region 5, a resist 6 is formed by revising corresponding to the region 4, and an N<+> type source region 7 is formed by ion implanting at high speed in high density in the region 5 of both sides. Thereafter, the regions are diffused by heat treating, and electrodes are provided on the prescribed region.

Inventors

  • 👤 Koichi Yamada
  • 👤 耕一 山田

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 09:32
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/01; H10D30/021; H10D30/028; H10D30/0291; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag