Patent JPS6231177A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS6231177A Expired / Lapsed JP ⏱️ 0.0 years remaining

Nonvolatile semiconductor memory device

Assignee: NEC Corp
•
Filing: 1985-08-02
•
Granted: —
•
Expires: 2005-08-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To localize floating gate electrodes above the channels between source regions and drain regions by a method wherein grooves for element isolation are formed self-aligning with the floating gate electrodes and the floating gate electrodes are formed self-aligning with a control gate electrode. CONSTITUTION:Floating gate electrodes 3 are formed self-aligning with a control gate electrode 10 at the end parts of source and drain regions 11 and 12 and self-aligning with groove 5 for element isolation at the end parts of channels between the source regions 11 and the drain regions 12. As the elements are isolated by the grooves 5 and 8, the size of a nonvolatile semiconductor memory device can be reduced. Moreover, as the source is kept at a constant potential during the writing in and reading out of a selected memory cell, a leakage current between the source and the drain can be avoided.

Inventors

  • 👤 Yoshitaka Narita
  • 👤 成田 宜隆

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 17:24
CPC Classifications
H; H10; H10B; H10B69/00

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag